



Cryptographic Library for FPGAs using SME A Bachelor Project Defense

Jacob Herbst (mrw148) and Jonas Flach-Jensen (sjm233) Institute of Computer Science (DIKU)




Agenda

- Why is FPGA's interesting?
- Presentation of MD5 and AES
- Results
- suggestions for future work



Motivation - Why use FPGAs?

- Architecture
- Configurable not only in computation but also in interface
- Often fast as the overhead from generality is ommitted
- Often lower power consumption than CPU's





MD₅

- Cryptograpic hash function
- Merkle-Damgaard construction
- Four different compression functions, 64 rounds




Figure: MD5 round




Figure: Merkle-Damgaard construction



MD5 - Optimizations

- Naive; 1 simple process, 4 busses
- Pipelined version; clocked process for preprocessing and each compression stage
- Same idea for SHA-2




Figure: MD5 pipeline



MD5 - Pipeline

- Stalls on large messages due to data dependency
- Solution is enabling multiple inputs

		Inde	epende	nt mes	ssage b	olocks			
clock	0	1	2	3	4	5	6	7	8
	P_1	M_1	F_1	G_1	H_1	I_1	C_1		
	_	P_2	M_2	F_2	G_2^-	H_2	I_2	C_2	

				Depen	dent n	nessag	ge blo	cks				
clock	0	1	2	3	4	5	6	7	8	9	10	11
	P_1	M_1	F_1	G_1	H_1	I_1	C_1					
		P_2	M_2	-	-	-	-	F_2	G_2	H_2	I_2	C_2



AES

- The algorithm is Rijndael. It is a Block Cipher and a Substitution-permutation (SP) network.
- Four steps, or lookups:

$$W_i \begin{cases} K_i \\ W_{i-N} \oplus \mathsf{SubWords}(W_{i-1} \lll 8) \oplus \mathsf{rcon}_{i/N} & \text{if } i < N \\ W_{i-N} \oplus \mathsf{SubWords}(W_{i-1}) & \text{if } i \geq N \text{ and } i \equiv 0 (\bmod N) \\ W_{i-N} \oplus W_{i-1} & \text{if } i \geq N, \ N > 6, \ \text{and } i \equiv 4 \ (\bmod N) \\ & \text{otherwise} \end{cases}$$

$$T_{0}[a] = \begin{bmatrix} S[a] \cdot 02_{16} \\ S[a] \\ S[a] \\ S[a] \cdot 03_{16} \end{bmatrix} T_{1}[a] = \begin{bmatrix} S[a] \cdot 03_{16} \\ S[a] \cdot 02_{16} \\ S[a] \\ S[a] \end{bmatrix} T_{2}[a] = \begin{bmatrix} S[a] \\ S[a] \cdot 03_{16} \\ S[a] \cdot 02_{16} \end{bmatrix} T_{3}[a] = \begin{bmatrix} S[a] \\ S[a] \cdot 03_{16} \\ S[a] \cdot 02_{16} \end{bmatrix}$$

$$e_{j} = T_{0}[a_{0,3}] \oplus T_{1}[a_{1,2}] \oplus T_{2}[a_{2,1}] \oplus T_{3}[a_{3,0}] \oplus k_{j}$$



AES - Optimization

- Fast naive version
- Pipelined by splitting up rounds
- no data dependecy



Results from pipelining

• $hi(x) = x + 2 \cdot blocks$

• $lo(x) = 2 + x \cdot blocks$

• $C(x) = x + 2 \cdot blocks$

Streaming AXI

Zedboard bus: 2132 MBps

More processes is better throughput (to a certain extend)

MD5: Is easily optimised beyond the memory limit. 20x faster than Naive version

SHA: Worst, Hard to optimize because of message expansion, 2x faster.

AES: Reached limit with current approach? Potentially other approaches can reach higher. 4x faster.

ChaCha: Starting to reach limit of board (10000 FF on board). 34x faster.

fmax (Mhz) clocks_{hi} TP(MBps) clocks_{lo} 2.38

Version TP(MBps)₆₀ Naive 11607 Proc4 9.50 hi(6) 266 lo(6) 101 10247 5226 hi(10) 532 lo(10) 122 10087 7538 Proce 19.00 Proc₁₆ 33.50 hi(18) 937 lo(18) 119 10206 12162 65.00 hi(34) 1817 10149 21347 Process lo(34) 3209 112 39718 Proces 115.00 hi(66) lo(66)

MD5

SHA Version $f_{max}(Mhz)$ clocks TP(MBps)/si clocks TP(MBps) FF Naive h 134 4 134 4 24330 2560 Proc4 8.0 hi(6) lo(6) 85.3 24466 8938 Proce 8.0 hi(10) 51.2 24756 14066

Version clocks Naive h 352 10612 3195 TBox 25 Ь 400 16458 3195 Proc₄ 68 544 16474 2817 Proc₁₁ 208 1663 15659 4383 0 Proc22 C(24) 1662 15454 7401 BRAM₁₁ 195 1556 10012 10398

AFS

ChaCha Version $f_{max}(Mhz)$ clocks TP(MBps) FF Naive 80 14670 3457 Ь Proc₁₁ 40.00 C(9) 14736 16898 Proc₂₂ 82.00 C(20) 2557 17565 Proc44 85.00 C(40) 2715 17612 62436



Results compared to CPU

Comparing to CPU over GPU

- GPU is the standard approach for hardware acceleration.
- CPU is more approachable and making a GPU version would require higher development time.
- · already reached some board limitations.

MD5: ~4.5 times faster than any comparable CPU version.

AES: Proximity of the C# version, but cannot compete AES-NI.

SHA: Only half the speed of i5, but faster than ARM processor. Potential for improvement.

ChaCha: Percentagewise best but not quite speed of i5. Reaches the bandwidth limit of the Zyng board.

			IN.	VID5			
	Naive	Proc ₆₄	C#	C	OpenSLL _{low}	Oper	SLL _{high}
Pi	152	3210	287	256	42		293
i5	152	3210	604	622	81		691
				AES			
	Naive	Proc ₁₁	C#	C	OpenSLL _{low}	Оре	nSLL _{high}
Pi	400	1963	70	198	72		89
i5	400	1699	1963	340	847		5722
			SHA				
	Naive	Proc ₄	C#	OpenSLL _{lor}	" OpenSLI	Lhigh	
Pi	134	224	163	42		165	
i5	134	224	438	6	1	461	
		Ch	aCha				

OpenSLL

307

3092

OpenSLL/....

84

388

Naive

80

i5

Proc



Power usage

Why use TDP?

- Selling point for FPGAs
- Only possibility in the current stage.
- Pretty diffuse concept as no standard way to measure it (Intel boost)

All of our versions seems significantly more power efficient than the CPUs:



Future work

Critical work

- The Dependency routing needs to be fixed in the hashing functions.
- Make hashes able to switch between messages to circumvent the stalling.
- Make a useful interface to expose our implementations.

Optimizing work

- Investigate SHA hopefully getting the performance to reasonable levels
- Test if different approaches of AES approaches could yield better performance. Sugestions:
 - 1. Naive but pipelined
 - 2. Stateful BRAM.

Comparing work

- Compare to other research papers results which often are written in HDL to see if SME can actually provide comparable results. This would require better a better FPGA.
- Test against a GPU.



Questions?