

March 2008

# 74LCX32 Low Voltage Quad 2-Input OR Gate with 5V Tolerant Inputs

### **Features**

- 5V tolerant inputs
- 2.3V-3.6V V<sub>CC</sub> specifications provided
- 5.5ns  $t_{PD}$  max.  $(V_{CC} = 3.3V)$ ,  $10\mu A I_{CC}$  max.
- Power down high impedance inputs and outputs
- $\pm 24$ mA output drive ( $V_{CC} = 3.0$ V)
- Implements proprietary noise/EMI reduction circuitry
- Latch-up performance exceeds JEDEC 78 conditions
- ESD performance:
  - Human body model > 2000V
  - Machine model > 150V
- Leadless DQFN package

## **General Description**

The LCX32 contains four 2-input OR gates. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems.

The 74LCX32 is fabricated with advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

# **Ordering Information**

Order Number	Package Number	Package Description				
74LCX32M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow				
74LCX32SJ	M14D	4-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
74LC32BQX <sup>(1)</sup>	MLP14A	14-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 3.0mm				
74LCX32MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide				

### Note:

1. DQFN package available in Tape and Reel only.


Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.




All packages are lead free per JEDEC: J-STD-020B standard.

# **Connection Diagrams**

Pin Assignments for SOIC, SOP, and TSSOP



## Pad Assignments for DQFN




(Top View)

# **Pin Description**

Pin Names	Description
A <sub>n</sub> , B <sub>n</sub>	Inputs
O <sub>n</sub>	Outputs

# **Logic Symbol**

## **IEEE/IEC**



## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5V to +7.0V
V <sub>I</sub>	DC Input Voltage	-0.5V to +7.0V
Vo	DC Output Voltage, Output in HIGH or LOW State <sup>(2)</sup>	–0.5V to V <sub>CC</sub> + 0.5V
I <sub>IK</sub>	DC Input Diode Current, V <sub>I</sub> < GND	–50mA
I <sub>OK</sub>	DC Output Diode Current	
	V <sub>O</sub> < GND	–50mA
	V <sub>O</sub> > V <sub>CC</sub>	+50mA
I <sub>O</sub>	DC Output Source/Sink Current	±50mA
I <sub>CC</sub>	DC Supply Current per Supply Pin	±100mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±100mA
T <sub>STG</sub>	Storage Temperature	–65°C to +150°C

## Note:

2. IO Absolute Maximum Rating must be observed.

# Recommended Operating Conditions<sup>(3)</sup>

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Units
V <sub>CC</sub>	Supply Voltage			
	Operating	2.0	3.6	V
	Data Retention	1.5	3.6	
V <sub>I</sub>	Input Voltage		5.5	V
V <sub>O</sub>	Output Voltage, HIGH or LOW State	0	V <sub>CC</sub>	V
I <sub>OH</sub> / I <sub>OL</sub>	Output Current			
	$V_{CC} = 3.0V - 3.6V$		±24	mA
	$V_{CC} = 2.7V - 3.0V$		±12	
	$V_{CC} = 2.3V - 2.7V$		±8	
T <sub>A</sub>	Free-Air Operating Temperature	-40	85	°C
Δt / ΔV	Input Edge Rate, V <sub>IN</sub> = 0.8V–2.0V, V <sub>CC</sub> = 3.0V	0	10	ns/V

#### Note:

3. Unused inputs must be held HIGH or LOW. They may not float.

## **DC Electrical Characteristics**

				T <sub>A</sub> = -40°C	to +85°C		
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Min. Max.		Units	
V <sub>IH</sub>	HIGH Level Input Voltage	2.3–2.7		1.7		V	
		2.7–3.6		2.0			
V <sub>IL</sub>	LOW Level Input Voltage	2.3–2.7			0.7	V	
		2.7–3.6			0.8		
V <sub>OH</sub>	HIGH Level Output Voltage	2.3–3.6	$I_{OH} = -100 \mu A$	V <sub>CC</sub> - 0.2		V	
		2.3	$I_{OH} = -8mA$	1.8			
		2.7	$I_{OH} = -12mA$	2.2			
		3.0	$I_{OH} = -18mA$	2.4			
			$I_{OH} = -24mA$	2.2			
V <sub>OL</sub>	LOW Level Output Voltage	2.3–3.6	$I_{OL} = 100 \mu A$		0.2 V	V	
		2.3	I <sub>OL</sub> = 8mA		0.6		
		2.7	I <sub>OL</sub> = 12mA		0.4		
		3.0	I <sub>OL</sub> = 16mA		0.4		
			I <sub>OL</sub> = 24mA		0.55		
I	Input Leakage Current	2.3–3.6	$0 \le V_1 \le 5.5V$		±5.0	μA	
I <sub>OFF</sub>	Power-Off Leakage Current	0	$V_I$ or $V_O = 5.5V$		10	μΑ	
I <sub>CC</sub>	Quiescent Supply Current	2.3–3.6	$V_I = V_{CC}$ or GND		10	μΑ	
			$3.6V \le V_I \le 5.5V$		±10		
Δl <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	2.3–3.6	$V_{IH} = V_{CC} - 0.6V$		500	μA	

# **AC Electrical Characteristics**

			$T_A = -40$ °C to +85°C, $R_L = 500\Omega$					
			$V_{CC} = 3.3V \pm 0.3V,$ $C_{L} = 50pF$		$egin{aligned} \mathbf{V_{CC}} &= \mathbf{2.7V,} \\ \mathbf{C_L} &= \mathbf{50pF} \end{aligned}$		$V_{CC} = 2.5V \pm 0.2V,$ $C_{L} = 30pF$	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	1.5	5.5	1.5	6.2	1.5	6.6	ns
toshl, toslh	Output to Output Skew <sup>(4)</sup>		1.0					ns

### Note:

4. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).


# **Dynamic Switching Characteristics**

				$T_A = 25^{\circ}C$	
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Typical	Unit
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	3.3	$C_L = 50pF, V_{IH} = 3.3V, V_{IL} = 0V$	0.8	V
		2.5	$C_L = 30 pF, V_{IH} = 2.5 V, V_{IL} = 0 V$	0.6	
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	3.3	$C_L = 50 pF, V_{IH} = 3.3 V, V_{IL} = 0 V$	-0.8	V
		2.5	$C_L = 30pF, V_{IH} = 2.5V, V_{IL} = 0V$	-0.6	

# Capacitance


Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$ , $f = 10MHz$	25	pF

# AC Loading and Waveforms (Generic for LCX Family)




Test	Switch
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
$t_{PZL}, t_{PLZ}$	6V at $V_{CC} = 3.3 \pm 0.3V$ $V_{CC} \times 2$ at $V_{CC} = 2.5 \pm 0.2V$
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND


Figure 1. AC Test Circuit (C<sub>L</sub> includes probe and jig capacitance)




## **Waveform for Inverting and Non-Inverting Functions**




Propagation Delay. Pulse Width and  $t_{rec}$  Waveforms




# 3-STATE Output Low Enable and Disable Times for Logic



Setup Time, Hold Time and Recovery Time for Logic




3-STATE Output High Enable and Disable Times for Logic



t<sub>rise</sub> and t<sub>fall</sub>

		V <sub>CC</sub>	
Symbol	3.3V ± 0.3V	2.7V	2.5V ± 0.2V
V <sub>mi</sub>	1.5V	1.5V	V <sub>CC</sub> /2
V <sub>mo</sub>	1.5V	1.5V	V <sub>CC</sub> /2
$V_{x}$	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V
$V_y$	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V

Figure 2. Waveforms (Input Characteristics; f = 1MHz,  $t_r = t_f = 3ns$ )




# **Tape and Reel Specification**

## **Tape Format for DQFN**

Package Designator	Tape Section	Number of Cavities	Cavity Status	Cover Tape Status
BQX	Leader (Start End)	125 (Typ.)	Empty	Sealed
	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (Typ.)	Empty	Sealed


## Tape Dimensions inches (millimeters)



### NOTES: unless otherwise specified


- 1. Cummulative pitch for feeding holes and cavities (chip pockets) not to exceed 0.008[0.20] over 10 pitch span.
- 2. Smallest allowable bending radius.
- 3. Thru hole inside cavity is centered within cavity.
- 4. Tolerance is  $\pm 0.002[0.05]$  for these dimensions on all 12mm tapes.
- 5. Ao and Bo measured on a plane 0.120[0.30] above the bottom of the pocket.
- 6. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
- 7. Pocket position relative to sprocket hole measured as true position of pocket. Not pocket hole.
- 8. Controlling dimension is millimeter. Diemension in inches rounded


## Reel Dimensions inches (millimeters)



Tape Size	Α	В	С	D	N	W1	W2
12mm	13.0 (330.0)	0.059 (1.50)	0.512 (13.00)	0.795 (20.20)	2.165 (55.00)	0.488 (12.4)	0.724 (18.4)

# **Physical Dimensions**





NOTES: UNLESS OTHERWISE SPECIFIED

A) THIS PACKAGE CONFORMS TO JEDEC

- MS-012, VARIATION AB, ISSUE C, 0.50 X 45° ALL DIMENSIONS ARE IN MILLIMETERS. 0.25 DIMENSIONS DO NOT INCLUDE MOLD R0.10 GAGE PLANE R0.10 0.36
- 0.90 SEATING PLANE 0.50

<u>DETAIL A</u> SCALE: 20:1

- F) DRAWING FILE NAME: M14AREV13
- FLASH OR BURRS. LANDPATTERN STANDARD:
- SOIC127P600X145-14M
- DRAWING CONFORMS TO ASME Y14.5M-1994


Figure 3. 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow


Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/


(1.04)


# Physical Dimensions (Continued)





### LAND PATTERN RECOMMENDATION






DIMENSIONS ARE IN MILLIMETERS

NOTES:

- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
  B. DIMENSIONS ARE IN MILLIMETERS.

DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.



M14DREVC


Figure 4. 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide


Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.


Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/packaging/


## Physical Dimensions (Continued)







RECOMMENDED LAND PATTERN



## NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-241, VARIATION AA
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

MLP14ArevA

Figure 5. 14-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 3.0mm

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/

## Physical Dimensions (Continued) 5.0±0.1 -A-0.43 TYF 0.65 6.4 4.4±0.1 -B--1.65 3.2 □ 0.2 C B A PIN #1 IDENT. 6 10 LAND PATTERN RECOMMENDATION SEE DETAIL A ALL LEAD TIPS 0.90+0.15 1.2 MAX □ 0.1 C -0.10 0.09-0.20 -C-0.10±0.05 0.65 0.19 - 0.30⊕ 0.13M ABS CS 12.00°TOP & BOTTOM R0.09 min **GAGE PLANE** 0.25 0°-8° NOTES: A. CONFORMS TO JEDEC REGISTRATION MO-153. 0.6±0.1 SEATING PLANE R0.09min VARIATION AB, REF NOTE 6 1 00 **B. DIMENSIONS ARE IN MILLIMETERS DETAIL A**

- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
- D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1982
- E. LANDPATTERN STANDARD: SOP65P640X110-14M
- F. DRAWING FILE NAME: MTC14REV6

Figure 6. 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

ACEX®
Build it Now™
CorePLUS™
CROSSVOLT™
CTL™

Current Transfer Logic™ EcoSPARK<sup>®</sup> EZSWITCH™ \*

FZ<sup>®</sup>

Fairchild<sup>®</sup>
Fairchild Semiconductor<sup>®</sup>
FACT Quiet Series<sup>™</sup>

FACT<sup>®</sup>
FAST<sup>®</sup>
FastvCore<sup>™</sup>
FlashWriter<sup>® \*</sup>

FPS™ FRFET®

Global Power Resource<sup>sм</sup>

Green FPS™

Green FPS™e-Series™

GTO™

i-Lo™

IntelliMAX™

ISOPLANAR

ISOPLANAR™ MegaBuck™ MICROCOUPLER™

MicroFET™ MicroPak™ MillerDrive™ Motion-SPM™

OPTOLOGIC® OPTOPLANAR® PDP-SPM™ Power220® POWEREDGE® Power-SPM™ PowerTrench®

Programmable Active Droop™

QFE1° QS™

QT Optoelectronics™
Quiet Series™
RapidConfigure™
SMART START™
SPM®
STEALTH™
SuperFET™
SuperFOT™3

SuperSOT™3 SuperSOT™6 SuperSOT™8 SupreMOS™ SyncFET™ SYSTEM® GENERAL

The Power Franchise®

the wer franchise
TinyBoost™
TinyBuck™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyWire™
µSerDes™
UHC®

Ultra FRFET™ UniFET™ VCX™

### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. I33

<sup>\*</sup> EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.