Boost your Diploma Exams Preparation



Msbte Diploma Exam Papers







MAHARASHTRASTATE BOARD OF TECHNICAL EDUCATION

(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

<u>MODEL ANSWER</u> WINTER– 18 EXAMINATION

Subject Title: Digital Techniques

Subject Code:

22320

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No.	Sub Q.N.	Answer	Marking Scheme
Q.1		Attempt any FIVE of the following:	Total Marks 10
	a)	Write the radix of binary,octal,decimal and hexadecimal number system.	2M
	Ans:	Radix of: Binary – 2	½ M each
		Octal - 8	
		Decimal - 10	
		Hexadecimal -16	
	b)	Draw the circuit diagram for AND and OR gates using diodes.	2M
	Ans:		1 M each
		Diode AND gate : Diode OR gate :	
		$ \begin{array}{c} $	



c)	Write simple example of Boolean expression for SOP and POS.	2M			
Ans:	SOP form:	1 M each (any proper			
	$Y = AB + BC + A\overline{C}$	be considered)			
	POS form:	considered)			
	$Y = (A + B) (B + C) (A + \overline{C})$				
d)	State the necessity of multiplexer.	2M			
Ans:	Necessity of Multiplexer:	235/			
	It reduces the number of wires required to pass data from source to destination.	2 M(any tw proper points)			
	For minimizing the hardware circuit.				
	For simplifying logic design.				
	• In most digital circuits, many signals or channels are to be transmitted, and then it becomes necessary to send the data on a single line simultaneously.				
	 Reduces the cost as sending many signals separately is expensive and requires more wires to send. 				
e)	Draw logic diagram of T flip-flop and give its truth table.	2M			
Ans:	Note: Diagram Using logic gates with proper connection also can be	1M (any on			
	consider. Logic Diagram:	diagram)			
	$\stackrel{\circ}{\downarrow}^{Pr}$				
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				
	\bar{Q} \bar{Q}	1 M			
		•			
	OR OR				




		Input T _n		Output Q _{n+1}	Operation Performed	
		0		Qn	No change	
		1		Qn	Toggle	
f)		modulus of counter.	a coun	ter. Write the n	umbers of flip flops required fo	r 2M
Ans:			counter	is defined as nur	mber of states/clock the counter	Definition:
		countes. The number	s of flip	flops required for	or Mod-6 counter is 3.	No. of FF- 1M
g)	State fu	nction of p	reset ar	nd clear in flip f	lop.	2M
	•]	Tence, the i	uncum	OT DECOCETA IO VE	t a flip flop i.e. $O = I$ and the	table is
				to clear a flip flo	t a flip flop i.e. $Q = 1$ and the p i.e. $Q = 0$.	optional)
	1	Function of o	clear is t	to clear a flip flo		
	CK	Inputs Cr	clear is t	Output	p i.e. Q = 0. Operation performed	
	1	Function of o	clear is t	Output Q_{s+1} (Table 7.1)	Operation performed Normal FLIP-FLOP	
	- СК 1	Inputs Cr	clear is t	Output	p i.e. Q = 0. Operation performed	



MAHARASHTRASTATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 – 2013 Certified)






	b)	Convert –	4M
		$(255)_{10} = (?)_{16} = (?)_8$	
	Ange	$(157)_{10} = (?)_{BCD} = (?)_{Excess3}$	
	Ans:	(i) $(255)_{10} = (FF)_{16} = (377)_8$	
		$(255)_{10} = (FF)_{16}$	1 M
		16 255 F (15) 1	
		16 255 F (15) T	
		$(255)_{10} = (377)_8$	
		8 255 7	1 M
		8 31 7	1 1/1
		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
		(ii) $(157)_{10} = (000101010111)_{BCD} = (010010001010)_{Excess3}$	
		$(157)_{10} = (000101010111)_{BCD}$	
		1 5 7 0001 0101 0111	1 M
		0001 0101 0111	
		$(000101010111)_{BCD} = (010010001010) \text{ Excess3}$	
		11 111 111	1 M
		0001 0101 0111	
		+ 0011 0011 0011 0100 1000 1010	
	c)	Draw the symbol, truth table and logic expression of any one universal	4M
-	<u> </u>	logic gate. Write reason why it is called universal gate.	
	Ans:	(Note: Any one universal gate has to be considered.) Universal Gates: NAND or NORSymbol:	
		Chiversal Gates. TVATAD of TVORSymbol.	1 M
		1 → 1 >-	
		Truth table:	
		ABYABY	1 M
		0 0 1 0 0 1	
		0 1 1 0 1 0	
		1 0 1 1 0 0	
		Logic expression:	435
		$Y = \overline{A \cdot B}$ $Y = (\overline{A + B})$	1 M
		NAND and NOR gates are called as "Universal Gate" as it is possible to	
		implement any Boolean expression using these gates.	1 M



MAHARASHTRASTATE BOARD OF TECHNICAL EDUCATION

(Autonomous) (ISO/IEC - 27001 - 2013 Certified)





Q. 3		Attempt any THREE:			12-Total	
	a)	Compare TTL and CN (i) Propagation (ii) Power Dissi (iii) Fan-out (iv) Basic gate	•	pasis of following:	Marks 4M	
	Ans:	<u>NOTE :- (Rei</u>	levant points of comparison- 1	M for each point)	1 Marks	
		Parameter	CMOS	TTL	each point	
		Propagation delay	70-105 nsec/more than TTL	10 nsec/Less than CMOS		
		Power Dissipation	Less 0.1 mW/Less than TTL	More 10 mW/ More than CMOS		
		Fan-out	50/More than TTL	10/Less than CMOS		
		Basic gate	NAND/NOR	NAND		
	b)	Describe the function of full Adder Circuit using its truth table, K-Map simplification and logic diagram.				
		Block diagram: FULL ADDER	bits A and B, and carry C for Cour	rom the previous bit.	1M	
					1M	



MAHARASHTRASTATE BOARD OF TECHNICAL EDUCATION

(Autonomous) (ISO/IEC - 27001 – 2013 Certified)

Truth Table:

	Input		Out	put
Α	В	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


1M


1M

K-Map :-

For Carry (Cout)

For Sum






 $C_{out} = AB+A C_{in}+B C_{in}$ Sum = $\overline{A} \overline{B} C_{in}+\overline{A} \overline{B} \overline{C}_{in}+A\overline{B} \overline{C}_{in}+ABC_{in}$

Logic Diagram:

(Note: Logic Diagram using basic or universal gate also can be consider)






c)	Realize the basic logic gates, NOT, OR and AND gates using NOR gates only.	4M				
Ans:		13.7				
	(NOT GATE USING NOR GATE:1 M)	1M				
	AX					
	where, $X = A$ NOR A $x = \overline{A}$					
	(AND GATE USING NOR GATE:1.5 MARKS)					
	A-1)	1.5M				
	$\overline{Q} = \overline{A} + \overline{B} = \overline{A} + \overline{B}$					
	=A.B $=$ A.B					
	(OR GATE USING NOR GATE:1.5 MARKS)					
		1.5 M				
	$Q = \overline{\overline{A + B}}$					
	=A+B					
d)	Describe the working of JK flip-flop with its truth table and logic diagram.	4M				
Ans:	(Diagram-2 M, Working-1M, Truth table-1M)					
	Truth Table :-	1M				
	Truth Table					
	J K CLK Q					
	0 0 † Q ₀ (no change) 1 0 † 1					
	$1 1 \uparrow \overline{Q}_0 \text{ (toggles)}$					



MAHARASHTRASTATE BOARD OF TECHNICAL EDUCATION

 $\begin{array}{c} (Autonomous) \\ (ISO/IEC - 27001 - 2013 \; Certified) \end{array} \\$

Diagram:-



2M

Working:-

The **JK flip flop** is basically a gated SR flip-flop with the addition of a clock input circuitry that prevents the illegal or invalid output condition that can occur when both inputs S and R are equal to logic level "1". Due to this additional clocked input, a JK flip-flop has four possible input combinations, "logic 1", "logic 0", "no change" and "toggle".

1M

Both the S and the R inputs of the previous SR bistable have now been replaced by two inputs called the J and K inputs, respectively after its inventor Jack Kilby. Then this equates to: J = S and K = R.

The two 2-input AND gates of the gated SR bistable have now been replaced by two 3-input NAND gates with the third input of each gate connected to the outputs at Q and Q. This cross coupling of the SR flip-flop allows the previously invalid condition of S = "1" and R = "1" state to be used to produce a "toggle action" as the two inputs are now interlocked.

If the circuit is now "SET" the J input is inhibited by the "0" status of Q through the lower NAND gate. If the circuit is "RESET" the K input is inhibited by the "0" status of Q through the upper NAND gate. As Q and Q are always different we can use them to control the input. When both inputs J and K are equal to logic "1", the JK flip flop toggles



Q. 4	A)	Attempt any THREE of the following:	12-Total
	a)	Draw and explain working of 4 bit serial Input parallel Output shift	Marks 4M
	Ange	register. (Diagram:2M,Explaination:2M)	
	Ans:	(Diagram: 2Wi,Explamation: 2Wi)	
		Diagram :-	21/4
		4-bit Parallel Data Output	2M
		Q_A Q_B Q_C Q_D	
		Serial D Q D Q D Q	
		Data in FFA FFB FFC FFD	
		CLK CLR CLR CLR	
		Clear	
		Clock	
		Explaination :-	
		If a logic "1" is connected to the DATA input pin of FFA then on the first	
		clock pulse the output of FFA and therefore the resulting Q _A will be set HIGH	2M
		to logic "1" with all the other outputs still remaining LOW at logic "0". Assume now that the DATA input pin of FFA has returned LOW again to logic	2141
		"0" giving us one data pulse or 0-1-0.	
		The second clock pulse will change the output of FFA to logic "0" and the	
		output of FFBand Q _B HIGH to logic "1" as its input D has the logic "1" level on it from Q _A . The logic "1" has now moved or been "shifted" one place along	
		the register to the right as it is now at Q _A .	
		When the third clock pulse arrives this logic "1" value moves to the output	
		of FFC (Q_C) and so on until the arrival of the fifth clock pulse which sets all the outputs Q_A to Q_D back again to logic level "0" because the input	
		to FFA has remained constant at logic level "0".	
		The effect of each clock pulse is to shift the data contents of each stage one	
		place to the right, and this is shown in the following table until the complete data value of 0-0-0-1 is stored in the register. This data value can now be read	
		directly from the outputs of Q _A to Q _D .	
		Then the data has been converted from a serial data input signal to a parallel	
		data output. The truth table and following waveforms show the propagation of the logic "1" through the register from left to right as follows.	
		5	
		Basic Data Movement Through A Shift Register	
		Basic Data Movement Through A Shift Register	



		Clock Pulse No	QA	QB	QC	QD		
		0	0	0	0	0		
		1	1	0	0	0		
		2	0	1	0	0		
		3	0	0	1	0		
		4	0	0	0	1		
		5	0	0	0	0		
b)	Draw 16:1 M	UX tree using 4:1	MUX.					4M
								4M
	12	4X1 MUX S1 S0 4X1 MUX 4X1 MUX S1 S0			4X1 MUX S3 S2		Output (f)	4.V1



c)	Calculate analog output of 4 bit DAC for digital input 1101. Assume $V_{FS} = 5V$.	4M		
Ans:	(Formula- 1M, Correct problem solving- 3M)			
	Formula :-	1M		
	$\mathbf{V_R} = \mathbf{V_{FS}}$			
	$V_o = V_R [d_1 2^{-1} + d_2 2^{-2} + + d_n 2^{-n}]$	3M		
	$= 5(1x2^{-1} + 1x2^{-2} + 0x2^{-3} + 1x2^{-4})$ $= 5(0.5 + 0.25 + 0 + 0.0625)$ $= 4.0625 \text{ Volts}$			
	OR			
	$V_{FS} = V_R \cdot \left(\frac{b3}{2} + \frac{b2}{4} + \frac{b1}{8} + \frac{b0}{16} \right)$			
	Note – (Since V_R is not given find V_R)			
	Full Scale o/p mean			
	b3 b2 b1 b0 = 1111			
	$V_{FS} = 5V$			
	$5 = V_R \cdot \left(\frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16}\right)$			
	$V_R = 5.33$			
	For digital i/p b3 b2 b1 b0 = 1101			
	$V_0 = 5.33 \left(\frac{1}{2} + \frac{1}{4} + \frac{0}{8} + \frac{1}{16} \right)$			
	$\mathbf{V}_0 = \mathbf{4.33V}$			
d)	State De Morgan's theorem and prove any one.	4M		
Ans:	(Each State and proof using table- 2M each)			
		2M		



MAHARASHTRASTATE BOARD OF TECHNICAL EDUCATION

 $\begin{array}{c} (Autonomous) \\ (ISO/IEC - 27001 - 2013 \; Certified) \end{array} \\$

i) $\overline{AB} = \overline{A} + \overline{B}$

It states that compliment of product is equal to sum of their compliments.

1	2	3	4	5	6
A	В	\overline{AB}	\overline{A}	\overline{B}	$\overline{A} + \overline{B}$
0	0	1	1	1	1
0	1	1	1	0	1
1	0	1	0	1	1
1	1	0	0	0	0

Column 03 = column 06

i.e. $\overline{AB} = \overline{A} + \overline{B}$

Hence proved

OR

ii) $\overline{A+B} = \overline{A} \cdot \overline{B}$

It states that complement of sum is equal to product of their complements.

			1 1		
1	2	3	4	5	6
A	В	$\overline{A+B}$	\overline{A}	\overline{B}	$\overline{A} \cdot \overline{B}$
0	0	1	1	1	1
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	0

Column 03 = column 06

Design one digit BCD Adder using IC 7483

 $\therefore \overline{A+B} = \overline{A} \cdot \overline{B}$

Hence proved.


Ans:	(Diagram:4M)	
	(Note: Labeled combinational circuit can be drawn using universal gate also)	4M

2M



MAHARASHTRASTATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 – 2013 Certified)






	- [+)1111	11 .0		,	1			•,•	C	•1:		
	discard t		y ger	erate	ed				18 111 p	OSITIVE	e iorm	, so wil		
b)	Design a	4 bit	syncl	hron	ous co	unter	and d	lraw i	ts logi	c diag	ram.		61	M
Ans:	State Ta													
		Preser			D÷		state	A +		lip flo				
			B 0	A 0	D+ 0	C+ 0	B+ 0	A+ 1	T _D	T _C	T _B	T _A		
			0	1	0	0	1	0	0	0	1	1		
			1	0	0	0	1	1	0	0	0	1		M-Stat ıble
	0	0	1	1	0	1	0	0	0	1	1	1		ioic
	0	1	0	0	0	1	0	1	0	0	0	1		
	0	1	0	1	0	1	1	0	0	0	1	1		
	0	1	1	0	0	1	1	1	0	0	0	1		
	0		1	1	1	0	0	0	1	1	1	1		
	1		0	0	1	0	0	1	0	0	0	1		
	1		0	0	1	0	1	0	0	0	0	1		
	1		1	1	1	1	0	0	0	1	1	1		
	1		0	0	1	1	0	1	0	0	0	1		
	1		0	1	1	1	1	0	0	0	1	1		
	1	1	1	0	1	1	1	1	0	0	0	1		
	1	1	1	1	0	0	0	0	1	1	1	1		



MAHARASHTRASTATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(Autonomous) (ISO/IEC - 27001 – 2013 Certified)





c)	Describe the working of Successive Approximation ADC. Define	6 M
Anc.	Resolution and conversion time associate with ADC.	
Ans:	Circuit Diagram: Voltage comparator Voltage Comparator Start Control circuit MSB LSB Successive Approximation Register Output buffer register	2 Marks Diagram
	When the start signal goes low the successive approximation register SAR is cleared and output voltage of DAC will be 0V. When start goes high the conversion starts. After starts, during first clock pulse the control circuit set MSB bit so SAR output will be 1000 0000. This is connected as input to DAC so output of	2 Marks Explanation
	DAC is (analog output) compared with V_{in} input voltage. If V_{DAC} is more than V_{in} the comparator output $-V_{sat}$, if V_{DAC} is less than V_{in} , the comparator output	
	If output of DAC i.e. V_{DAC} is $+V_{sat}$ (i.e unknown analog input voltage $V_{in} > V_{DAC}$) then MSB bit is kept set, otherwise it is reset. Consider MSB is set so SAR will contain 1000 0000. The next clock pulse will set next bit i.e D_6 a digital output of 1100 0000. The output voltage of DAC i.e V_{DAC} is compared with V_{in} , if it is $+V_{sat}$ the D_6 bit is kept as it is, but if it is $-V_{sat}$ the D_6 bit reset. The process of checking and taking decision to keep bit set or to reset is continued upto D_0 . Then the DAC input will be digital data equal to analog input. When the conversation if finished the control circuits sends out an end of conversion signal and data is locked in buffer register	1 Marks Each



(ISO/IEC - 27001 - 2013 Certified)




Resolution: The voltage input change necessary for a one bit change in the output is called resolution.

Conversion Time: The conversion time is the time required for conversion from an analog input voltage to the stable digital output

OR

Circuit Diagram:



2 Marks Diagram

Explanation:

DAC= Digital to Analog converter

EOC= End of conversion

SAR =Succesive approximation register

S/H= Sample and hold circuit

Vin= input voltage

Vref= reference voltage

The successive approximation Analog to Digital converter circuit typically consisting of four sub circuits-

- 1. A sample and hold circuit to acquire the input voltage Vin.
- 2. An analog voltage comparator that compares Vin to the output of internal DAC and outputs the result of comparison to successive approximation register(SAR).
- 3. SAR sub circuits designed to supply an approximate digital code of Vin to the internal DAC.
- 4. An internal reference DAC that supplies the comparator with an analog voltage equivalent of digital code output of SAR for comparison with Vin.

The successive approximation register is initialized so that most significant bit (MSB) is equal to digital 1. This code is fed into DAC which the supplies the analog equivalent of this digital code Vref/2 into the comparator circuit for the comparison with sampled input voltage. If this analog voltage exceeds Vin the comparator causes the SAR to reset the bit, otherwise a bit is left as 1. Then the

2 Marks Explanation



MAHARASHTRASTATE BOARD OF TECHNICAL EDUCATION

(Autonomous) (ISO/IEC - 27001 – 2013 Certified)

next bit is set to 1 and the same test is done continuing this binary search until every bit in the SAR has been tested. The resulting code is the digital approximation of the sampled input voltage and is finally output by DAC at end of the conversion (EOC).

Resolution and conversion time associate with ADC-

Resolution:

It is the maximum number of digital output codes.

Resolution= 2^n


(OR)

It is defined as the ratio of change in the value of input analog voltage required to change the digital output by 1 LSB.

$$\therefore \text{ Resolution } = \frac{V_{FS}}{2^n - 1}$$

Conversion time:

The time difference between two instants i.e. 'to' where SOC signal is given as input to the ADC and 't1' where EOC signal we get as output from ADC. it should be small as possible.



1 Marks each



Q.6		Attempt any TWO of the following: Design 4 bit Binary to Gray code converter. Total M 12 6M										
	a)	Design 4 bi	it Binary to	Gray code	conv	erter.			6M			
	Ans:		e for 4 bit Bi		y code				2M for truth table			
			Binary Inpu				y output		1/0 0			
		B 3 B 2		Bo	G ₃	G ₂	G ₁	Go	1/2m for			
		0 0	0	0	0	0	0	0	each output			
		0 0	0	1	0	0	0	1	equation 2M for			
		0 0	1	0	0	0	1	1	realization			
		0 0	1	1	0	0	1	0	using gates			
		0 1	0	0	0	1	1	0	using gates			
		0 1	0	1	0	1	1	1				
		0 1	1	0	0	1	0	1				
		0 1	1	1	0	1	0	0				
		1 0	0	0	1	1	0	0				
		1 0	0	1	1	1	0	1				
		1 0	1	0	1	1	1	1				
		1 0	1	1	1	1	1	0				
		1 1	0	0	1	0	1	0				
		1 1	0	1	1	0	1	1				
		1 1 1 1	1 1	0	1 1	0	0	0				
		K-MAP FC		01		11	10					
		63B2 ` 00	0	0		0	0					
		01	0	0		0	0					
		11	1	1		1	1					
		10	1	1		1	1					
		G3=B3										



63	`\	⁾ oo	01	11	10	
	00	0	0	0	0	
	01	1	1	1	1	
	11	0	0	0	0	
	10	1	1	1	1	
G2=1 = B3	XOR I	- B2 B3 32				
	AP FOI					
	1	80 00	01	11 I	10 I	
83	B2 \ 00	0	0	1	1	
	01	1	1	0	0	
	11	1	1	0	0	
	10	0	0	1	1	



MAHARASHTRASTATE BOARD OF TECHNICAL EDUCATION

G1=B2 B1 +	B2 B1				
= B1 XOR B	32				
K-MAP FOI	R G0:				
B1E B3B2	30 ₀₀	01	11	10	
00	0	1	0	1	
01	0	1	0	1	
11	0	1	0	1	
10	0	1	0	1	
G0=B1B0 = B1 XOR I	B0	on a Command			
		y to Gray code	converter:		
Binary Input	B3B2B1B			G3 G2 Gray Output G1	
Note: Realiz	zation of o	utput equation	s can be done	using Basic or Univers	sal



)		Any three points) Non-volatile memory DRAM memory		6M
Ans:			1	7
	Parameter	Volatile memory	Non-Volatile memory	1
	definition	Memory required	Memory that will keep	Any 3points
		electrical power to keep	storing its information	(each 1
		information stored is	without the need of	mark)
		called volatile memory	electrical power is called nonvolatile	
	classification	All RAMs	memory.	-
	ciassification	All RAMS	ROMs, EPROM,	
	Effect of newer	Stored information	magnetic memories No effect of power	-
	Effect of power		on stored	
		is retained only as	information	
	annliastions	long as power is on.		
	applications	For temporary	For permanent	
		storage	storage of information	
			IIIIOIIIIauoii]
	2. SRAM with DRAM m	nemory		
	Parameter	SRAM	DRAM	
		SRAM Each SRAM cell is	Each cell is one	
	Parameter Circuit configuration	SRAM Each SRAM cell is a flip flop	Each cell is one MOSFET & a capacitor	
	Parameter	SRAM Each SRAM cell is a flip flop In the form of	Each cell is one	
	Parameter Circuit configuration Bits stored	SRAM Each SRAM cell is a flip flop In the form of voltage	Each cell is one MOSFET & a capacitor In the form of charges	
	Parameter Circuit configuration Bits stored No of components per cell	SRAM Each SRAM cell is a flip flop In the form of voltage More	Each cell is one MOSFET & a capacitor In the form of charges Less	
	Parameter Circuit configuration Bits stored No of components per cell Storage capacity	SRAM Each SRAM cell is a flip flop In the form of voltage More Less	Each cell is one MOSFET & a capacitor In the form of charges Less More	
	Parameter Circuit configuration Bits stored No of components per cell	SRAM Each SRAM cell is a flip flop In the form of voltage More Less It does not require	Each cell is one MOSFET & a capacitor In the form of charges Less	
	Parameter Circuit configuration Bits stored No of components per cell Storage capacity Refreshing	SRAM Each SRAM cell is a flip flop In the form of voltage More Less It does not require refreshing	Each cell is one MOSFET & a capacitor In the form of charges Less More It require refreshing.	
	Parameter Circuit configuration Bits stored No of components per cell Storage capacity Refreshing Cost	SRAM Each SRAM cell is a flip flop In the form of voltage More Less It does not require refreshing It is expensive	Each cell is one MOSFET & a capacitor In the form of charges Less More It require refreshing. It is cheaper	
	Parameter Circuit configuration Bits stored No of components per cell Storage capacity Refreshing	SRAM Each SRAM cell is a flip flop In the form of voltage More Less It does not require refreshing	Each cell is one MOSFET & a capacitor In the form of charges Less More It require refreshing.	




c)	using thi		atic of a	ecade cou	nter IC 749	0. Design Mo	a-/ counter	6M
Ans:	using thi	5 I C.						
	1. b	lock schen	matic of	decade co	ounter IC 7	490-		2M block schematic
		Rese	et inputs		Set inputs			
		9	Ŷ		9 9	Voc		
		R ₀₍₁₎	R ₀₍₂₎		R ₉₍₁₎ R ₉₍			
	Input _	Flip	÷ 2	ا الم	MOD - 5 cou			
		M	10D - 2			7 7	GND	
			Output -	QA Input	~	9p		
	Mod-7 me			0,1,2,3,4,5,	Output 6,0			
	Therefore	we have to				$Q_{C}, Q_{B}, Q_{A}=011$	1	
	Design res		it should	be HIGH be	ecause R0(1)	and R0(2) are a	active high inputs	i.
					w for states (<i>6</i> 1 ·····	
			-		onwards.			
	Output s		HIGH f					
	Output s	should be	HIGH f	or states 7	onwards.			
	Output s	should be	HIGH f					
	Output s Truth ta	should be	HIGH f nap:	Or states 7	onwards.			Truth
	Output s Truth ta	should be	HIGH f	Or states 7	onwards.			Table-1M
	Output s Truth ta	should be	HIGH f nap: Q= 0 0	Or states 7	onwards.			Table-1M Kmap-1M Logical D
	Output s Truth ta	should be	HIGH f	QA 0 1	onwards.			Table-1M Kmap-1M
	Output s Truth ta	ble & K-n	HIGH f nap: 0 0 1	Qa 0 1 0	onwards.			Table-1M Kmap-1M Logical D
	Output s Truth ta	should be	HIGH f map: Qa 0 0 1 1	Q _A 0 1 0 1 0	Y O O O O O O			Table-1M Kmap-1M Logical D
	Output s Truth ta	should be ble & K-n	HIGH f nap: Q= 0 0 1 1 0 0 1	Q _A 0 1 0 1 0 0 1 0 0	onwards. Y 0 0 0 0 0 0	γγ.		Table-1M Kmap-1M Logical D
	Output s Truth ta	should be ble & K-n	HIGH f map: Qs 0 0 1 1 1 1 1	Q. 0 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1	onwards. Y 0 0 0 0 0 0 1			Table-1M Kmap-1M Logical D
	Output s Truth ta	Qc	HIGH f map: Qs 0 0 1 1 1 0 0 1	Q Q 0 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0	onwards. Y 0 0 0 0 0 1 1	Invalid State		Table-1M Kmap-1M Logical D
	Output s Truth ta	should be ble & K-n	HIGH f map: Qs 0 0 1 1 1 1 1	Q. 0 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1	onwards. Y 0 0 0 0 0 0 1			Table-1M Kmap-1M Logical D
	Output s Truth ta	Should be should	HIGH f map: Qs 0 0 1 1 1 0 0 1	Q Q 0 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0	onwards. Y 0 0 0 0 0 1 1			Table-1M Kmap-1M Logical D



MAHARASHTRASTATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 – 2013 Certified)



Boost your Diploma Exams Preparation



Msbte Diploma Exam Papers





SUMMER-19 EXAMINATION Model Answer

_Subject Code:

22320

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in themodel answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may tryto assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given moreImportance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constantvalues may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No.	Sub Q. N.		A	nswers		Marking Scheme				
1	(A)									
	(a)									
	Ans:					2M				
		DECIMAL	BINARY	OCTAL	HEXADECIMAL					
		0	0000	0	0					
		1	0001	1	1					
		2	0010	2	2					
		3	0011	3	3					
		4	0100	4	4					
		5	0101	5	5					
		6	0110	6	6					
		7	0111	7	7					
		8	1000	10	8					

Subject Name: Digital technique

SUMMER-19 EXAMINATION

Model Answer

_Subject Code:

	9	1001	11	9	
	10	1010	12	А	
	11	1011	13	В	<u> </u>
	12	1100	14	С	
	13	1101	15	D	
	14	1110	16	E	
	15	1111	17	F	-
(b)	Define fan-in and fan-o	ut of a gate.		1	2M
	Fan-out is a term that d single logic gate can fee	efines the maximun	n number of digital ir	puts that the output	
			0 ,		TIVI
	other digital gates.				
(c)	other digital gates. Compare between sync	hronous and async	chronous counter (ar	ny two points).	2M
		hronous and asynd	chronous counter (ar	ny two points).	2M
(c)		hronous and asynd	chronous counter (ar	ny two points).	
		·	Asynchrono		2M Any
	Compare between sync	Counter	Asynchrono		Any 1M
	Synchronous (Counter triggered	Asynchrono	us Counter k is applied to	Any
	Synchronous (All flip flops are	Counter triggered	Asynchrono Different cloc	us Counter k is applied to	Any 1M for e
	Synchronous (All flip flops are with same clock	Counter triggered	Asynchrono Different cloc different flip It is lower	us Counter k is applied to	Any 1M for e
	Synchronous (All flip flops are with same clock It is faster.	Counter triggered c.	Asynchrono Different cloc different flip It is lower	us Counter k is applied to flops. latively easy.	Any 1M for e
	Synchronous (All flip flops are with same clock It is faster. Design is completed by the complete of the com	Counter triggered c. ex. not present.	Asynchrono Different cloc different flip It is lower I Design is re Decoding erro	us Counter k is applied to flops. latively easy. ors present.	Any 1M for e com son
	Synchronous (All flip flops are with same clock It is faster. Design is complete.	Counter triggered c. ex. not present.	Asynchrono Different cloc different flip It is lower I Design is re Decoding erro	us Counter k is applied to flops. latively easy.	Any 1M for e com son
	Synchronous (All flip flops are with same clock It is faster. Design is complete Decoding errors Any required se	Counter triggered c. ex. not present.	Asynchrono Different cloc different flip It is lower I Design is re Decoding erro Only fixed se	us Counter k is applied to flops. latively easy. ors present.	Any 1M for e com son
	Synchronous (All flip flops are with same clock It is faster. Design is complete Decoding errors Any required se	Counter triggered c. ex. not present.	Asynchrono Different cloc different flip It is lower I Design is re Decoding erro Only fixed se	us Counter k is applied to flops. latively easy. ors present.	Any 1M for e com son
	Synchronous (All flip flops are with same clock It is faster. Design is complete Decoding errors Any required se	Counter triggered c. ex. not present.	Asynchrono Different cloc different flip It is lower I Design is re Decoding erro Only fixed se	us Counter k is applied to flops. latively easy. ors present.	Any 1M for e com son


SUMMER-19 EXAMINATION Model Answer

Subject Code:

(d)	State two specification of DAC.	2M
Ans:	1.Resolution:	Any
	Resolution is defined as the ratio of change in analog output voltage resulting from a change of 1 LSB at the digital input VFS is defined as the full scale analog output	two,
	voltage i.e. the analog output voltage when all the digital input with all digits 1. Resolution = VFS $/(2n-1)$	each
	2. Accuracy: Accuracy indicates how close the analog output voltage is to its theoretical value. It indicates the deviation of actual output from the theoretical value. Accuracy depends on the accuracy of the resistors used in the ladder, and the precision of the reference voltage used. Accuracy is always specified in terms of percentage of the full scale output that means maximum output voltage	
	3. Linearity: The relation between the digital input and analog output should be linear. However practically it is not so due to the error in the values of resistors used for the	
	resistive networks. 4. Temperature sensitivity:	
	The analog output voltage of D to A converter should not change due to changes in temperature.	
	But practically the output is a function of temperature. It is so because the resistance values and OPAMP parameters change with changes in temperature.	
	5. Settling time: The time required to settle the analog output within the final value, after the change in digital input is called as settling time.	
	The settling time should be as short as possible. 6. Long term drift	
	Long term drift are mainly due to resistor and semiconductor aging and can affect all the characteristics.	
	Characteristics mainly affected are linearity, speed etc. 7. Supply rejection	
	Supply rejection indicates the ability of DAC to maintain scale, linearity and other important characteristics when the supply voltage is varied.	
	Supply rejection is usually specified as percentage of full scale change at or near full scale voltage at 250e	
	8. Speed: It is defined as the time needed to perform a conversion from digital to analog. It is also	
	defined as the number of conversions that can be performed per second.	

SUMMER-19 EXAMINATION Model Answer

_Subject Code:



Q.	Sub	Answers	Marking
No.	Q. N.		Scheme
2		Attempt any THREE of the following:	12- Total Marks

SUMMER-19 EXAMINATION

Model Answer

_Subject Code:

a)	Convert:	4M
	(i) $(AD92.BCA)_{16} = (?)_{10} = (?)_8 = (?)_2$	
Ans:	(AD92.BCA) ₁₆	1.5N
	$= (10 \times 16^{3}) + (13 \times 16^{2}) + (9 \times 16^{1}) + (2 \times 16^{0}) + (11 \times 16^{-1}) + (12 \times 16^{-2}) + (10 \times 16^{-3})$	
	= 40960 + 3328 + 144 + 2 + 0.6857 + 0.046875 + 0.00244	
	= (44434.7368) ₁₀	1M
		1.5N
	(AD92.BCA) ₁₆ =(1010 1101 1001 0010.1011 1100 1010) ₂	
	(AD92.BCA) ₁₆ = (1010 1101 1001 0010.1011 1100 1010) ₂	
	=(001 010 110 110 010 010.101 111 001 010) ₂	
	=(126622.5712) ₈	
	Note: any other method can be considered.	
b)	Simplify the following and realize it	4M
	$Y = A + \overline{A}\overline{B}C + \overline{A}\overline{B}\overline{C} + ABC + \overline{A}\overline{B}$	
Ans:	$Y = A + \overline{A}\overline{B}C + \overline{A}\overline{B}\overline{C} + ABC + \overline{A}\overline{B}$	4M

SUMMER-19 EXAMINATION Model Answer

_Subject Code:

SUMMER-19 EXAMINATION Model Answer

Subject Code:

22320

Marks

		the gate. Speed of Operation: Speed of a logic circuit is determined by the time between the application of input and change in the output of the circuit.	
	d)	Draw logic diagram of half adder circuit	4M
	Ans:	Sum OR Sum Sum	4M
		Carry	
		Note: logic diagram using NAND/NOR also can be considered.	
	<u> </u>		
Q. No.	Sub Q. N.	Answers	Marking Scheme
3		Attempt any THREE of the following :	12- Total

SUMMER-19 EXAMINATION Model Answer


_Subject Code:

a)	Draw the circuit of successive approximation type ADC and explain its working	4M
Ans:	Offset voltage = 1/2 LSB = 0.5 Analog voltage V_a Comparator Programmer Offset voltage = 1/2 LSB = 0.5 Analog voltage V_a Clock	Diagr 2M
	The successive approximation A/D converter is as shown in fig. An analog voltage (Va) is constantly compared with voltage Vi, using a comparator. The output produced by comparator (Vo) is applied to an electronic Programmer. If Va=Vi, then Vo=0 & then no conversion is required. The programmer displays the value of Vi in the form of digital O/P. But if Va Vi, then the O/P is changed by the programmer. If Va> Vi, then value of Vi is increased by 50% of earlier value. But if Va< Vi, then value of Vi is decreased by 50% of earlier value. This new value is converted into analog form, by D/A converter so as to compare it with Va again. This procedure is repeated till we get Va=Vi. As the value of Vi is changed successively, this method is called as successive-approximation A/D converter.	Expla ion 2
b)	Describe the operation of R-S flip flop using NAND gates only .	4M
Ans:		

SUMMER-19 EXAMINATION Model Answer

Subject Code:

22320



Logical Diagram 2M

Description/explanation-

When clock = 0, the outputs of NAND gates 3 and 4 will be forced to be 1 irrespective of the values of S and R. That means R'= S' = 1. Hence the outputs of basic SR/F/F i.e. Q n+1 and $\overline{Qn+1}$ will not change. Thus if clock = 0, then there is no change in the output of the clocked SR flip-flop.

Case I : S = R = 0, clock = 1: No change

If S=R=0 then outputs of NAND gate 3 and 4 are forced to become 1.

Hence R' and S' both will be equal to 1. Since R' and S' are the inputs of the basic S – R flip-flop using NAND gates. There will be no change in the state of outputs.

Case II : S = 1, R = 0, clock = 1: Set

Now S=0, R=1 and a positive going edge is applied to the clock

Output of NAND 3 i.e. R' = 0 and output of NAND 4 i.e. S' = 1.

Hence output of SR flip-flop is Q n+1 = 1 and $\overline{On+1}$ = 0.

This is the set condition.

Case III : S = 0, R = 1, clock = 1: Reset

Now S=0, R=1 and a positive edge is applied to the clock input.

Since S=0, output of NAND – 3 i.e. R'= 1. And as R' = 1 and clock = 1 the output of NAND-4 i.e. S' = 0. Hence output of SR flip-flop is Q n+1 = 0 and $\overline{Qn+1}$ = 1.

This is the reset condition.

Case IV: S = 1, R = 1, clock = 1: Undefined/forbidden

As S=1, R=1 and clock = 1, the outputs of NAND gates 3 and 4 both are 0 i.e. S' = R'=0. So both the outputs Q n+1 = 1 and $\overline{Qn+1}$ Hence output is Undefined/ forbidden.

Explanat ion 2M

Explanat ion without clock pulse must also be consider ed

SUMMER-19 EXAMINATION

Model Answer

_Subject Code:

	CLK		INPUTS	OU	TPUTS	REMARK					
		S	R	Qn+1	Qn+1	-					
	0	X	Х	Qn	\overline{Qn}	No change					
	1	0	0	Qn	\overline{Qn}	No change					
	1		1	0	1	Reset					
	1	1	0	1	0	Set					
	1	1	1	?	?	Forbidden					
c)	Give classif	fication of mer	nory and compare	RAM and ROM	/I (any four poin	ts)	4M				
Ans:	PRIMARY PRIMARY SECONDARY —HDD —FDD —PDVD —DVD —DVD —Pendrive SRAM DRAM										
	Comparison between RAM and ROM RAM RAM										
	1. Te	mporary Stora	ge.	1.Permanei	nt Storage.						
	2 .Sto	ore data in MB	S.	2.Store data	a in GBs.						
	3. Vo	olatile .		3.Non-Vola	tile						

SUMMER-19 EXAMINATION Model Answer

Subject Code:

	4. Writing data is Faster.	4. Writing data is Slower.	Compa					
d)	State the applications of shift register.		4M					
Ans:	_	ial converter, which converts the parallel data resection after Analog to Digital Converter (ADC						
	-	el converter, which converts the serial data int section before Digital to Analog Converter (DAC						
	3] Shift register along with some additional gate(s) generate the sequence of zeros and ones. Hence, it is used as sequence generator .							
		rs. There are two types of counters based on the is connected to the serial input. Those are Ring						

Q. No.	Sub Q. N.	Answers	Marking Scheme
4		Attempt any THREE of the following :	12- Total Marks
	(a)	Subtract the given number using 2's compliment method: $ (i) \qquad (11011)_2 - (11100)_2 \\ (ii) \qquad (1010)_2 \ - \ (101)_2 $	4M
	Ans:	i) Subtract $(11011)_2 - (11100)_2$ using 2's complement binary arithmetic. Solution:	
		$(11011)_2 - (11100)_2$ Now, 2's complement of $(11100)_2$ = 1's complement of $(11100)_2$ +1 1's complement of $(11100)_2$ = $(00011)_2$	2's comple ment

SUMMER-19 EXAMINATION Model Answer

_Subject Code:

	2's complement = 0	00011+1	= 0010	00					1M
	Therefore,		1	1	0	1	1		
	+		0	0	1	0	0		
			1	1	1	1	1		
	There is no carry it	indicates	that	resul	ts is	nega	itive and	nd in 2's complement form i.e.(11111)2.
	Therefore, for getti	ng true v	alue i	.e.(+1	L) ta	ke 2	's comp	plement of (11111) is	
	1's complement + 1	_							Fina
	= 00000 + 1								Ansv
	Ans= (00001) ₂								1M
	Ans: (11011) ₂ – (11	100)2 = 2	's con	nplen	nent	of (2	11111) ₂	$_{2} = (-1)_{10}$	
	ii) Subtract	t (1010) ₂	- (10	1) ₂ us	sing	2's c	omplen	ment binary arithmetic.	
	2's complement of	(0101) ₂ =	: 1's c	ompl	eme	nt o	f (0101)) ₂ +1	
	1's complement of	(0101)2	= (101	.0)2					
	2's complement = 1	.010+1 =	1011						2's
	Therefore,	1	. 0	1	0				com
		+	•		4				men
		1	. 0	1	1				
		1							
		1 0	1	0	1				
	There is carry ignor	e it, whic	h indi	cates	s tha	t res	ults is p	positive i.e.(+5)	
	= (0101) ₂								
	Ans: (1010) ₂ - (101	L) ₂ = (010	1)2= (+5) ₁₀					Final Answ 1M
(b)	Stare De-Morgan's	thooren	n and	nrov	o 20	v on	Δ		4M

Compare between PLA and PAL.

SUMMER-19 EXAMINATION Subject Name: Digital technique

Model Answer

Subject Code:

22320

De Morgan's 1st Theorem: Ans: Stateme It states that the compliment of sum is equal to the product of the compliment of nts-1M individual variables. each $(\overline{A+B}) = \overline{A} \ \overline{B}$ Anyone Proof: proof -2M \overline{B} $(\overline{A+B})$ \overline{A} \overline{B} \overline{A} В A+B Α 0 1 1 0 1 1 0 0 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 0 1 0 De Morgan's 2nd Theorem: It states that the compliment of product is equal to the sum of the compliments of individual variables. $(\overline{A}\overline{B}) = \overline{A} + \overline{B}$ Proof: $\overline{A} + \overline{B}$ \overline{B} A.B (\overline{AB}) \overline{A} В Α 0 1 1 0 0 1 1 0 0 1 0 1 1 1 0 1 1 1 0 0 1 1 1 1 0 0 0 0 (c) 4M


SUMMER-19 EXAMINATION Model Answer

_Subject Code:

Ans:	PLA PAL	Any four 4 points-	
	Both AND and OR arrays are OR array is fixed and AND array is	1M each	
	programmable programmable.		
	Costliest and complex than PAL Cheaper and simpler		
	3) AND array can be programmed to get desired minterms. 3) AND array can be programmed to get desired minterm.		
	4) Large number of functions can be implemented. 4) Provides the limited number of functions.		
	5) Provides more programming flexibility. 5) Offers less flexibility, but more likely used.		
(d)	Reduce the following expression using K-map and implement it	4M	
	$F(A,B,C,D) = \Pi M (1,3,5,7,8,10,14)$		
Ans:	AB 00 01 11 10	Kmap- 1M	
	$(A+\overline{D})$	Pairs- 1.5M	
	$\begin{bmatrix} 0 & 0 & 0 \\ 0 & 1 & 0 \\ 3 & 2 \end{bmatrix}$	Final	
		Ans-	
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1.5M	
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
	10 0 8 9 11 0 10		
	(A+B+D)		

SUMMER-19 EXAMINATION Model Answer

Subject Code:



SUMMER-19 EXAMINATION Model Answer

Subject Code:

22320

If CLK= 1 and J=K=O then the output Q and \bar{Q} will not change their state.


If J=0 and K= 1 then JK flip flop will reset and Q= 0 & \bar{Q} =1

If J=1 and K=0 then output will be set and Q=1 & \bar{Q} =0

If J= K=1 then Q & \bar{Q} outputs are inverted and FF will toggle

Race Around condition:

Race around condition occurs in J K Flip-flop only when J=K=1 and clock/enable is high (logic 1) as shown below-



In JK Flip-flop when J=K=1 and when clock goes high, output should toggle (change to opposite state), but due to multiple feedback, output changes/toggles many times till the clock/enable is high.

Thus toggling takes place more than once, called as racing or race around condition.

Q. No.	Sub Q. N.	Answers	Marking Scheme
5.		Attempt any TWO of the following:	12- Total Marks
	a)	Design BCD to seven segment decoder using IC 7447 with its truth table.	6M

SUMMER-19 EXAMINATION Subject Name: Digital technique **Model Answer**

Subject Code:

22320

Note: Any one type of display shall be considered Ans:


- 1. BCD to 7 segment decoder is a combinational circuit that accepts 4 bit BCD input and generates appropriate 7 segment output.
- 2. In order to produce the required numbers from 0 to 9 on the display the correct combination of LED segments need to be illuminated.
- 3. A standard 7 segment LED display generally has 8 input connections, one from each LED segment & one that acts as a common terminal or connection for all the internal segments
- 4. Therefore there are 2 types of display 1. Common Anode Display 2. Common Cathode Display:

Circuit Diagram 2M

Explaina

tion 2M

Common Anode Display



Truth Table 2M

SUMMER-19 EXAMINATION Model Answer


Subject Code:

	Commor	ı Ca	thc	ode	Dis	play:									
					p +5	V		n	. 1						
		Beg	_	-	ILE	-		De	cimal	out put					
	BED \	D _	1				₩	ь	4						
	inputs)	5 =	1	De	rode	1	ww	5 t]	. 1	6	Com	mon			
	. 63	1-	1		7417	8	***	4 .	<u> </u>	-		athod	e		
	love to		Li	ABO.			W.	F e	- 1	c					
	Sure	_	Kaj		GNO	_	w	9	4		- 1				
					Ţ			-		_	+				
	Truth	Tak	ole		-										
		BO		inp	1	_	1 5000	ment to	del	na koul	*		I A is after a life		
		D		B		α	6	3	d	e	t	19	Display		
		0	0		6	1	1	1	1	1	1	0	151		
		0	0	0		0	1	1	Ö	0	0	0	i		
		0	0	1	0	1	1	0	1	1	0	1	,3		
	17	0	0	1	1	1	1	1	1	0	0	1	200		
		0	1	0	0	0	1	1	ò	0	1	1	1-1		
	-	0	1	0	1	1	0	1	1	0	1	1	S		
		0	1	1	0	0	0	1.	1	1	1	1	1-		
		0	1	1	1	-1	1	1	0	0	0	0	5		
		1	0	0	0	1	1	-1	1	1	1	1	13		
	l H	1	0	0	1	-1	1	1	0	0	1	1	1=1		
		-	and the same of												
b)	Describe	the	e w	ork	ing	of 4 b	it uni	versal	shift r	egiste	r.				6M
Ans:															
1															

SUMMER-19 EXAMINATION Model Answer

Subject Code:

22320



Circuit Diagram 3M

Working 3M

Fig:4 bit universal shift register


Working:

- 1. **PARALLEL LOAD**: When mode control (M) is connected to logic 1, AND gates 2, 4, 6, 8 will be enables and AND gates 1, 3,5,7, will be disabled . The 4-bit binary data will be loaded parallel. The clock-2 input will be applied to the flip-flops , since M= 1, AND gates -10 is enabled and gate-9 is disabled. Input will transfer parallel data to QA to QD outputs.
- 2. **SHIFT RIGHT**: When mode control (M) is connected to logic 0, AND gates 1,3,5,7 will be enabled and gates 2, 4,,6, 8,will be disabled. The data will be shifted serially. The clock -1, input will be applied to the flip-flops, Since M = 0, AND gates 9 is enabled, and gates -10 is disabled. The data is shifted serially to right from QA to QD.
- 3. **SHIFT LEFT:** When mode control (M) is connected to logic 1, AND gates 2,4,6,8 will be enabled. This mode permits parallel loading of the resister and shift -left operation. The shift -left operation can be accomplished by connecting the output of each flip flop to the parallel input of the previous flip- flop and serial input is applied at the input.
- c) Design basic logic gates using NAND and NOR gate.

6M

SUMMER-19 EXAMINATION Model Answer


Subject Code:



SUMMER-19 EXAMINATION


Model Answer _Subject Code:

22320




AND gate using NOR gate:

Expression for AND gate is Y = $\overline{A} + \overline{B} = \overline{A}.\overline{B} = A.B$ (Applying De Morgan"s theorem)



NOT gate using NOR Y= $\overline{A+A}$ = \overline{A}



Q. No.	Sub Q. N.	Answers	Marking Scheme
6.		Attempt any TWO of the following :	12- Total Marks
	a)	Design a mod-6 Asynchronous counter with truth-table and logic.	6M
	Ans:	MOD 6 asynchronous counter will require 3 flip flops and will count from 000 to 101. Rest of the states are invalid. To design the combinational circuit of valid states, following truth table and K-map is drawn:	
			Truth Table 2M

SUMMER-19 EXAMINATION Model Answer

Subject Code:

22320

Qc	Q _B	Q _A	Reset Logic
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

From the above truth table, we draw the K-maps and get the expression for the MOD 6 asynchronous counter.

Logic Diagram 2M





Fig: K-map for above truth table

Thus reset logic is OR of complemented forms of QC and QB. This will be given to the reset inputs of the counter so that as soon as count 110 reaches, the counter will reset. Thus the counter will count from 000 to 101. The implementation of the designed MOD 6 asynchronous counter is shown below:

Circuit Diagram 2M

SUMMER-19 EXAMINATION Model Answer

Subject Code:



SUMMER-19 EXAMINATION Model Answer

Subject Code:

22320

Truth

Table

3M




Fig:1:8 Demultiplexer using 1:4 demultiplexer

Data Input	Se	lect Inp	uts		Outputs										
D	S ₂	S ₁	50	Y,	Y ₆	Y ₅	Y ₄	Υ ₃	Y ₂	Yı	Yo				
D	0	0	0	0	0	0	0	0	0	0	D				
D	0	0	1	0	0	0	0	0	0	D	0				
D	0	1	0	0	0	0	0	0	D	0	0				
D	0	1	1	0	0	0	0	D	0	0	0				
D	1	0	0	0	0	0	D	0	0	0	0				
D	1	0	1	0	0	D	0	0	0	0	0				
D	1	1	0	0	D	0	0	0	0	0	0				
D	1	1	1	D	0	0	0	0	0	0	0				

Fig: Truth Table of 1:8 Demultiplexer.

c)	Draw the circuit diagram of 4 bit R-2R ladder DAC and obtain its output voltage expression	6M
Ans:		

SUMMER-19 EXAMINATION Model Answer

Subject Code:

22320

2M




Fig 1: 4 bit R-2R ladder DAC




Fig 2:Simplified circuit diagram of Fig 1

Therefore output analog voltage Vo is given by,

SUMMER-19 EXAMINATION

Model Answer

Subject Code:

$$V_{0} = -\left(\frac{Rf}{3R} \cdot \frac{VR}{2^{4}} + b_{0} + \frac{Rf}{3R} \cdot \frac{VR}{2^{3}} + \frac{Rf}{3R} \cdot \frac{VR}{2^{2}} + \frac{Rf}{3R} \cdot \frac{VR}{2^{1}} + \frac{VR}{3R} \cdot \frac{VR}{2^{1}} + \frac{Rf}{3R} \cdot \frac{VR}{2^{1}} +$$