IL2239 Course Project

Jordi Altayó Björn Sunedahl jordiag@kth.se sunedahl@kth.se

January 2019

Introduction

The goal of this project is to design a SAR-ADC (Successive Approximation Register Analog to Digital Converter) that meets the following specifications:

• Comparator clock: 100 MHz

• SNDR > 28 dB, SFDR > 37 dB

• Technology: 150 nm CMOS

• Supply voltage: 1.8 V

• Input amplitude $V_{\rm in} = 0.5 \, \rm V_{pp}$

• A common-mode input voltage in the range $0 \le V_{\rm in,cm} \le 1.8 \text{ V}$

• Voltage reference value: $V_{\rm ref} < 1.8~{
m V}$

 \bullet Switching energy for a full conversion cycle: <30 pJ for $V_{\rm in}=300$ mV (DC)

• Resolution: 5 bits

The circuit topology for the SAR-ADC is given in Figure 1.

The project will be carried out in several steps (milestones).




Figure 1: Block diagram of the SAR-ADC

Milestone 1

For this milestone the goals are:

- Design a comparator for the given clock frequency.
- Choose a common-mode input voltage for the comparator, taking into account the properties of the sample & hold circuit.

The comparator used will be of the StrongARM latch topology. To assist us with the design, template projects in Cadence Virtuoso were provided to us.

The schematic for the StrongARM latch comparator is given in Figure 2. In addition to the comparator schematic, two different testbenches (shown in Figures 3-4) were provided.




Figure 2: Schematic of the SAR comparator




Figure 3: Testbench of the SAR comparator

The purpose of the first testbench in Figure 3 is to verify the basic functionality of the comparator. That is, that $V_{\rm out}^- = V_{\rm DD}$ and $V_{\rm out}^+ = 0$ when $V_{\rm in}^- > V_{\rm in}^+$, and viceversa. The outputs are changed on the negative edge of the input clock and will retain their values during the entire negative half of the clock

cycle. On the positive edge of the clock cycle, both outputs will be changed 0 and these values will be retained during the entire positive half of the clock cycle.




Figure 4: Testbench of the SAR comparator

The second testbench in Figure 4 is mainly useful for determining the amount of kickback noise. Kickback noise is a seen as a voltage drop or spike on the inputs as a result of capacitive coupling between the gate-drain and gate-source of transistors M1 and M2 in Fig. 1. This is an undesirable effect and can cause incorrect comparison results. For a comparator used in a SAR-ADC, the kickback noise must be less than $\frac{0.5/2^n}{2}$ V, where n is the desired amounts of bits of resolution that the ADC must be able to handle, in our case 5.

In order to determine the common mode input voltage, we have to look at the sample-and-hold circuit which connects to in1 of the comparator.




Figure 5: Simple sample & hold circuit

In Figure 5 a simple sample-and-hold circuit is shown. In our case $V_{\rm in}$ will be equal to $V_{\rm cm} + V_{\rm sample}$, that is, a common-mode voltage plus the voltage we are interested in sampling. in 1 of the comparator is connected to the capacitor. The transistor used as a switch can be considered to be an n-channel MOSFET.

The gate of the transistor will be driven by VDD=1.8, and in order for it conduct, the Vgs voltage must be equal to or greater than the threshold voltage. We can make the assumption that Vth=0.7 V. Further, we can make the assumption that the voltage drop between the drain and source is negligible.

It's easy to see that the voltage across the capacitor can't be higher than 1.1 V, or else the transistor won't conduct. Since Vsample will have a swing of $0.5\,\mathrm{V_{pp}}$, the maximum voltage present at the drain of the transistor will be $V_{\rm cm}+0.25\,\mathrm{V}$.

Thus, to determine a suitable value for the common mode voltage, we use the following relation:

$$V_{\rm cm} + 0.25 = 1.1 \tag{1}$$

Which gives a maximum common mode voltage of $V_{\rm cm}=0.85$ V. In order to have a little more margin, we choose $V_{\rm cm}=0.7$ V.

1.1 Transient analysis

To verify the functionality of our circuit we perform a transient simulation where we expect to see the ouput of the comparator changing to high according to the relation $V_{\text{in}}^+ \leq V_{\text{in}}^-$.




Figure 6: Transient analysis of the SAR comparator

In Figure 6 we can see the results of the transient simulation for two periods of a 4MHz input sine wave. It is easy to check that the functionality of the comparator is as expected.

1.2 Kickback simulation

Untill this point, the effects of the capacitive coupling between the input and intermediate nodes of the comaprator has been ignored. In reality this effect can lead into significant errors due to the effect of the kickback.

Figure 7 shows the effect of the so called kickback. As we can see the inputs, which are not supposed to change, present a significant variation due to the capacitive coupling through the parasitic capacitances of the transistors. To quantize this effec we use the following expression.

```
(ymax((vtime('tran "/input") - vtime('tran "/reference"))) - (2 * VAR("Vin")))
```

This effect can be visualized in Figure 8. With the current sizes and biasing we obtain a kickback of only $7.1\,\mathrm{mV}$.

Figure 7: Close-up on the kickback noise effects





Figure 8: Differential error generated by the kickback



1.3 Noise simulation

Untill this point, all the simulations were performed with noise-free components. The noise generated by the transistors and passive devices in the comparator can lead to significant error.

To simulate this effects we enable the transient noise and we perform a transient analysis.

When using a input signal of 0.5% of the $V_{\rm LSB}$ the results were identical to Figure 6, this means that the circuit works as expected.

In the other hand, when using a signal of 0.1% of the $V_{\rm LSB}$ the comparator was not working as expected, as can be seen in Figure 9. Note that the input signal cannot be seen in the plot since its amplitude was under 1 mV. This is a extermely low value so we dont have to worry about noise effects

2
1.5
1
0.5
0

Figure 9: Transient analysis with noise

with this configuration.

20

1.4 Power Consumption

40

60

80

100

To obtain the power consumption of our circuit, we can measure the current that is being drawn from the $V_{\rm DD}$ power supply. Since the behaviour of the comaprator is highly dynamic we cant use the DC values of those signals, integration over a period has to be done. Using this method we obtain a power consumption of $76.82\,\mu{\rm W}$.

120

ns

140

160

180

200

220

240

1.5 HDL Description

The Verilog-AMS description of the comparator can be seen in the Sample Code 1. To account for the propagation delay we used the functions riseTime and fallTime that are provided by Cadence ADE. We measured a rise time of 574.4 ps and a fall time of 71.03 ps. To simulate this propagation delay we added the delays expressions to the Verilog-AMS code (lines 21 and 29).

Sample Code 1: Verilog-AMS description of the comparator

```
`timescale 10ps/1ps
    `include "constants.vams"
2
    `include "disciplines.vams"
3
   module comp_v2 ( outn, outp, CLK, VDD, VSS, in1, in2 );
        output outn;
6
               VDD;
        inout
        inout
               CLK;
        input
               in2;
        input
               in1;
10
        inout
               VSS:
11
        output outp;
12
13
        logic CLK;
14
        logic outn, outp;
15
        electrical VDD, VSS, in1, in2;
        reg outp, outn;
17
```

```
18
         always @(posedge CLK)
19
         begin
20
21
              outn = 0;
22
              outp = 0;
23
         end
24
         always @(negedge CLK)
         begin
26
              if (V(in1) > V(in2))
27
              begin
                  #57
                  outn = 1;
30
                  outp = 0;
31
              end
32
33
              else
              begin
34
35
                  outn = 0;
36
                  outp = 1;
37
              end
38
         end
39
    endmodule
```

1.6 Layout

The layout was based on the layout that was provided. We just changed the sizes of the input transistors and adjusted the connections. Te final layout can be seen in Figure 10.

Milestone 2

In this milestone we will choose the reference voltage that the SAR ADC is going to use as well as calculating the resolution of it.

2.1 Resolution of the SAR ADC

From the simulation results we got a kickback noise of 7.1 mV, and we know that the kickback noise must be at least half of the LSB. We can write this condition as

$$V_{\rm glitch} < \frac{V_{\rm fullswing} \cdot 0.5}{2^N}$$
 (2)

If we solve this for N, we get

$$N = \log_2\left(\frac{V_{\text{fullswing}} \cdot 0.5}{0.0071}\right) = 5.138\tag{3}$$

Which rounded down is 5, which is the maximum resolution that this ADC can support with this comparator.

2.2 Voltage reference selection

For the voltage reference, we choose $V_{\text{ref}} = 500 \text{ mV}$. This is the maximum anticipated value on the input. According to the behavioral modeling tutorial, the common mode needs to be half of this. This means we might have to revise our initial choice of $V_{\text{cm}} = 700 \text{ mV}$ as we go along in this process

Milestone 3

For this milestone we need to analyze the behaviour of the successive approximation register and determine the sample rate of the ADC.

3.1 Resolution of the SAR ADC

In order to obtain a resolution of 5 bits, we need to modify the provided Verilog code to adapt it to 5 bits resolution. This modification is achieved by adding a 5th state to the state machine performing the binary search algorithm. This modification can be seen in Sample Code 2.

Sample Code 2: Verilog description of the SAR

```
module SAR4 ( reset, clock, comp, start, SW_inp, SW_ref, DAC_out4, DAC_out3, DAC_out2,
    → DAC_out1, DAC_out0, out4, out3, out2, out1, out0, eoc, dclk);
     output eoc;
3
      output SW_inp;
      output SW_ref;
5
      output out0;
6
      output out1;
     output out2;
      output out3;
      output out4;
10
      output DAC_out0;
11
      output DAC_out1;
12
      output DAC_out2;
13
      output DAC_out3;
14
      output DAC_out4;
15
16
      output dclk;
17
18
      input start;
19
      input reset;
20
      input comp;
21
      input clock;
22
23
      reg eoc;
     reg SW_inp = 1'b0;
25
     reg SW_inp_reg = 1'b0;
26
     reg SW_ref = 1'b0;
27
      reg out0 = 1'b0;
28
     reg out1 = 1'b0;
29
     reg out2 = 1'b0;
30
     reg out3 = 1'b0;
31
     reg out4 = 1'b0;
32
     reg DAC_out0 = 1'b0;
33
     reg DAC_out1 = 1'b0;
34
     reg DAC_out2 = 1'b0;
35
     reg DAC_out3 = 1'b0;
36
     reg DAC_out4 = 1'b0;
37
38
   parameter [2:0] idle = 3'b000;
   parameter [2:0] sample = 3'b001;
40
   parameter [2:0] convInit= 3'b010;
41
   parameter [2:0] conv4 = 3'b011;
42
   parameter [2:0] conv3 = 3'b100;
   parameter [2:0] conv2 = 3'b101;
44
   parameter [2:0] conv1 = 3'b110;
45
   parameter [2:0] endConv = 3'b111;
46
   reg [2:0] state;
                             //
                                        Current State
48
                             //
                                        Next State
   reg [2:0] next;
49
   assign dclk = clock;
```

```
52
    always @(negedge clock)
53
    begin
54
             if (reset) state <= idle;</pre>
55
             else state <= next;</pre>
56
57
    end
58
    always @(state or start)
60
    begin
61
             next = idle;
62
             eoc = 1'b0;
             case (state)
64
             idle : begin
65
                      if (~start)
66
                      begin
67
                      next = idle;
68
                      DAC_out0 = 1'b0;
69
                      DAC_out1 = 1'b0;
70
                      DAC_out2 = 1'b0;
71
                      DAC_out3 = 1'b0;
72
                      DAC_out4 = 1'b0;
73
                      out0 = 1'b0;
                      out1 = 1'b0;
75
                      out2 = 1'b0;
76
                      out3 = 1'b0;
77
             out4 = 1'b0;
                      eoc = 1'b0;
79
                      SW_inp_reg = 1'b0;
80
                      SW_ref = 1'b0;
81
                      end
                      else if (start == 1)
83
                      next = sample;
84
                      end
85
             sample : begin
                      next = convInit;
87
                                                    //Connects the bottom plate of the caps to
                      SW_inp_reg = 1'b1;
88
                       \hookrightarrow Vin
                      SW_ref = 1'b0;
                                               //Connects the bottom plate of the caps to Vref.
89
                       → Should not overlap with SW_in as DAC_out drops (charges escape to
                       \hookrightarrow CM)
                      eoc = 1'b0;
90
                      DAC_out0 = 1'b1;
91
                      DAC_out1 = 1'b1;
92
                      DAC_out2 = 1'b1;
93
                      DAC_out3 = 1'b1;
                      DAC_out4 = 1'b1;
95
                      end
96
             convInit : begin
97
                      DAC_out0 = 1'b0;
98
                      DAC_out1 = 1'b0;
                      DAC_out2 = 1'b0;
100
                      DAC_out3 = 1'b0;
101
                      DAC_out4 = 1'b1;
                      SW_inp_reg = 1'b0;
103
                      SW_ref = 1'b1;
104
                      eoc = 1'b0;
105
                      next = conv4;
```

```
end
107
         conv4 : begin
108
                       DAC_out0 = 1'b0;
109
                       DAC_out1 = 1'b0;
110
                       DAC_out2 = 1'b0;
111
                       DAC_out3 = 1'b1;
112
             DAC_out4 = comp;
113
                       SW_inp_reg = 1'b0;
                       SW_ref = 1'b1;
115
                       next = conv3;
116
                       \quad \text{end} \quad
117
              conv3 : begin
                       DAC_out0 = 1'b0;
119
                       DAC_out1 = 1'b0;
120
                       DAC_out2 = 1'b1;
121
                       DAC_out3 = comp;
                       SW_inp_reg = 1'b0;
123
                       SW_ref = 1'b1;
124
                       next = conv2;
125
                       end
126
              conv2 : begin
127
                       DAC_out0 = 1'b0;
128
                       DAC_out1 = 1'b1;
                       DAC_out2 = comp;
130
                       SW_inp_reg = 1'b0;
131
                       SW_ref = 1'b1;
132
                       next = conv1;
                       end
134
              conv1 : begin
135
                       DAC_out0 = 1'b1;
136
                       DAC_out1 = comp;
                       SW_inp_reg = 1'b0;
138
                       SW_ref = 1'b1;
139
                       next = endConv;
140
                       end
              endConv : begin
142
                       DAC_out0 = comp;
143
                       SW_inp_reg = 1'b0;
144
                       SW_ref = 1'b1;
                       eoc = 1'b1;
146
                       next = sample;
147
                       out0 = DAC_out0;
148
                       out1 = DAC_out1;
149
                       out2 = DAC_out2;
150
                       out3 = DAC_out3;
151
                       out4 = DAC_out4;
                       end
153
              endcase
154
155
    end
156
157
    always @(clock or SW_inp_reg) SW_inp = SW_inp_reg*(~clock);
158
159
    endmodule
```

3.2 Top level simulations

After doing the modifications to the SAR description, we can proceed to perform a top level simulation of all the blocks in our system. To do that we use the testbench seen in Figure 11. The DAC used in the feedback loop of the SAR ADC (see Figure 1) provided consisted only of 4 bits so an aditional branch of capacitors. The final schematic of the DAC can be seen in Figure 13.

Performing a transient simulation with an input signal and observing the output of the ADC we can see the conversion results and observe the offset between the reconstructed signal and the input signal. This results can be seen in Figure 12. To reconstruct the digital signal an ideal DAC was used.

3.3 Sampling Rate

To determine the sampling rate of the ADC we need to analyze the how the convertion is done. The SAR takes N clock samples to converge to a final value and an aditional two clocks are needed for the settleling of the signal and additional logic and reset phases. Thus we can expres the sampling rate of our ADC as.

$$f_{\text{sample}} = \frac{f_{\text{clk}}}{N+2} \tag{4}$$

In our project $f_{\rm clk}=100\,{\rm MHz}$ and N=5 so $f_{\rm sample}=14.29\,{\rm MHz}.$




Figure 10: Final layout of the ADC




Figure 11: SAR testbench




Figure 12: Waveforms from a sinusoidal signal conversion




Figure 13: DAC Schematic




Figure 14: SAR testbench