# IL2239 Course Project

Jordi Altayó Björn Sunedahl jordiag@kth.se bjorn@kth.se

January 2019

## Introduction

The goal of this project is to design a SAR-ADC (Successive Approximation Register Analog to Digital Converter) that meets the following specifications:

• Comparator clock: 100 MHz

• SNDR > 28 dB, SFDR > 37 dB

• Technology: 150 nm CMOS

• Supply voltage: 1.8 V

• Input amplitude  $V_{\rm in} = 0.5 \, \rm V_{pp}$ 

• A common-mode input voltage in the range  $0 \geq V_{\rm in,cm} \geq 1.8~\rm V$ 

• Voltage reference value:  $V_{\rm ref} < 1.8~{
m V}$ 

 $\bullet$  Switching energy for a full conversion cycle: <30 pJ for  $V_{\rm in}=300$  mV (DC)

• Resolution: 5 bits

The circuit topology for the SAR-ADC is given in Figure 1.

The project will be carried out in several steps (milestones).




Figure 1: Block diagram of the SAR-ADC

### Milestone 1

For this milestone the goals are:

- Design a comparator for the given clock frequency.
- Choose a common-mode input voltage for the comparator, taking into account the properties of the sample & hold circuit.

The comparator used will be of the StrongARM latch topology. To assist us with the design, template projects in Cadence Virtuoso were provided to us.

The schematic for the StrongARM latch comparator is given in Figure 2. In addition to the comparator schematic, two different testbenches (shown in Figures 3-4) were provided.




Figure 2: Schematic of the SAR comparator




Figure 3: Testbench of the SAR comparator

The purpose of the first testbench in Figure 3 is to verify the basic functionality of the comparator. That is, that  $V_{\rm out}^- = V_{\rm DD}$  and  $V_{\rm out}^+ = 0$  when  $V_{\rm in}^- > V_{\rm in}^+$ , and viceversa. The outputs are changed on the negative edge of the input clock and will retain their values during the entire negative half of the clock

cycle. On the positive edge of the clock cycle, both outputs will be changed 0 and these values will be retained during the entire positive half of the clock cycle.




Figure 4: Testbench of the SAR comparator

The second testbench in Figure 4 is mainly useful for determining the amount of kickback noise. Kickback noise is a seen as a voltage drop or spike on the inputs as a result of capacitive coupling between the gate-drain and gate-source of transistors M1 and M2 in Fig. 1. This is an undesirable effect and can cause incorrect comparison results. For a comparator used in a SAR-ADC, the kickback noise must be less than  $0.5/2^n$ V, where n is the desired amounts of bits of resolution that the ADC must be able to handle, in our case 5.

In order to determine the common mode input voltage, we have to look at the sample-and-hold circuit which connects to in 1 of the comparator.




Figure 5: Simple sample & hold circuit

In Figure 5 a simple sample-and-hold circuit is shown. In our case  $V_{\rm in}$  will be equal to  $V_{\rm cm} + V_{\rm sample}$ , that is, a common-mode voltage plus the voltage we are interested in sampling. in 1 of the comparator is connected to the capacitor. The transistor used as a switch can be considered to be an n-channel MOSFET.

The gate of the transistor will be driven by VDD=1.8, and in order for it conduct, the Vgs voltage must be equal to or greater than the threshold voltage. We can make the assumption that Vth=0.7 V. Further, we can make the assumption that the voltage drop between the drain and source is negligible.

It's easy to see that the voltage across the capacitor can't be higher than 1.1 V, or else the transistor won't conduct. Since Vsample will have a swing of  $0.5\,\mathrm{V_{pp}}$ , the maximum voltage present at the drain of the transistor will be  $V_{\rm cm}+0.25\,\mathrm{V}$ .


Thus, to determine a suitable value for the common mode voltage, we use the following relation:

$$V_{\rm cm} + 0.25 = 1.1 \tag{1}$$

Which gives a maximum common mode voltage of Vcm=0.85 V. In order to have a little more margin, we choose  $V_{\rm cm}=0.7$  V.

## 1.1 Transient analysis

To verify the functionality of our circuit we perform a transient simulation where we expect to see the ouput of the comparator changing to high according to the relation  $V_{\text{in}}^+ \leq V_{\text{in}}^-$ .



In Figure 6 we can see the results of the transient simulation for two periods of a 4MHz input sine wave. It is easy to check that the functionality of the comparator is as expected.

#### 1.2 Kickback simulation

Untill this point, the effects of the capacitive coupling between the input and intermediate nodes of the comaprator has been ignored. In reality this effect can lead into significant errors due to the effect of the kickback.

Figure 7 shows the effect of the so called kickback. As we can see the inputs, which are not supposed to change, present a significant variation due to the capacitive coupling through the parasitic capacitances of the transistors. To quantize this effec we use the following expression.

```
(ymax((vtime('tran "/input") - vtime('tran "/reference"))) - (2 * VAR("Vin")))
```

This effect can be visualized in Figure 8. With the current sizes and biasing we obtain a kickback of only  $7.1\,\mathrm{mV}$ .




Figure 8: Differential error generated by the kickback

508 506 504 Kickback  $V_{\rm in}^+ - V_{\rm in}^- / \, {
m mV}$ 502 500 498 496 494 2 4 6 8 10 12 14 16 18 20 ns

1.3

Noise simulation

Untill this point, all the simulations were performed with noise-free components. The noise generated by the transistors and passive devices in the comparator can lead to significant error.

To simulate this effects we enable the transient noise and we perform a transient analysis.

When using a input signal of 0.5% of the  $V_{\rm LSB}$  the results were identical to Figure 6, this means that the circuit works as expected.

In the other hand, when using a signal of 0.1% of the  $V_{\rm LSB}$  the comparator was not working as expected, as can be seen in Figure 9. Note that the input signal cannot be seen in the plot since its amplitude was under 1 mV. This is a extermely low value so we dont have to worry about noise effects




Figure 9: Transient analysis with noise

with this configuration.

# 1.4 Power Consumption

To obtain the power consumption of our circuit, we can measure the current that is being drawn from the  $V_{\rm DD}$  power supply. Using this method we obtain a power consumption of 76.82  $\mu \rm W$ .

# 1.5 HDL Description

The Verilog-AMS description of the comparator can be seen in the Sample Code 1. To account for the propagation delay we used the functions riseTime and fallTime that are provided by Cadence ADE. We measured a rise time of 574.4 ps and a fall time of 71.03 ps. To simulate this propagation delay we added the delays expressions to the Verilog-AMS code (lines 21 and 29).

## 1.6 Layout

The layout was based on the layout that was provided. We just changed the sizes of the input transistors and adjusted the connections. Te final layout can be seen in Figure 10.

```
`timescale 10ps/1ps
    `include "constants.vams"
    `include "disciplines.vams"
   module comp_v2 ( outn, outp, CLK, VDD, VSS, in1, in2 );
        output outn;
6
        inout VDD;
        inout
                CLK;
        input
                in2;
        input
                in1;
10
        inout
               VSS;
11
        output outp;
12
13
        logic CLK;
14
        logic outn, outp;
15
        electrical VDD, VSS, in1, in2;
        reg outp, outn;
17
18
        always @(posedge CLK)
19
        begin
            #5
21
            outn = 0;
22
            outp = 0;
23
        end
24
        always @(negedge CLK)
25
        begin
26
            if (V(in1) > V(in2))
27
            begin
                 #57
29
                 outn = 1;
30
                 outp = 0;
31
            end
32
            else
33
            begin
34
                 #57
35
                 outn = 0;
36
                 outp = 1;
37
             end
38
        end
    endmodule
40
```

Sample Code 1: Verilog-AMS description of the comparator




Figure 10: Final layout of the ADC