
Total No. of Questions: 8]		seat No. :	
PA-1	1	.91 [Total No. of]	Pages: 2
		[5925]-213	
S.E. (Electronics/E & T.C/Electronics & Computer)			
DIGITAL CIRCUITS			
(2019 Pattern) (Semester-III) (204182)			
- V			Tarks: 70
Instructions to the cardidates:			
1)		Answer Q.1 or Q.2, Q.3 or Q.4, Q.5 or Q.6, Q.7 or Q.8. Neat diagrams must be drawn wherever necessary.	
2) 3)		Figures to the right indicate full marks.	
0)			
Q1) a	l)	Draw the logic diagram of full-adder and its truth table.	[7]
b)	Implement a full-adder using Demultiplexer.	[5]
c	(:)	Implement the given logic function using a 4:1 multiplexer	[5]
		$f(A,B,C) = \sum m(0,2,4,6)$	
		OR	
Q2) a	1)	Explain the working of a half-adder? Draw its logic diagram.	[7]
b)	Implement the full subtractor using a 1:8 demultiplexer.	[5]
c	(:)	Implement the following function using multiplexer	.[5]
		$f(A,B,C) = \sum m(0,2,4,6)$	
Q3) a	l)	Design a sequence generator using T FFs.	[8]
b)	Explain the types of shift register.	[5]
С	(:)	Explain with diagram the working of D type Flip-flop. Give its tru	th table.
			[5]
		OR OR	
Q4) a	1)	Design a 3-Bit synchronous counter using JKFF.	[8]
b)	With the neat diagram, explain the working operation of 4-bit SIS	SO. [5]
c	(:)	Explain S-R flip-flop using NOR gates.	[5]
			P.T.O.

Design the clocked sequential circuit for the state diagram using JK flip **Q5**) a) flop. [9]



- ASM chart for 2 bit binary counter having one enable line E such b) that: E [8]
- Count Enable and E=0, Count Disable. c)

OR

- Design a sequence detector to detect a sequence 1101 using D FF [9] (Use Moore machine).
 - Explain in short: b)

[8]

- State Assignment i)
- ii) ASM chart
- Explain the classification based on their physical characteristics. **Q7**) a)
 - Explain the concept of PLA with the help of a block diagram. b) [10]

OR

- Explain the meaning of static and dynamic memories. State their **Q8**) a) applications. [8]
 - Describe with neat diagram AND-OR structure of PLA and PAI [10] b)