Application Note

PRU Ultrafast Broadside (RTOS) - AM243x LP EVM / AM64x GP EVM



Rev. <ref> <date>

Revision History

Version	Date	Author	Description
0.3	Oct 24 - 2022		Added broadside accelerator example

Table of Contents

1	Ultra	fast_Broadside	.4
	1.1.1	Byte Swap accelerator	.4
	1.1.2	Xfer2vbus DMA widget	.4
2	Appe	ndix	.6
2	.1	References	.6
2	2	PRU IO poster	.7
2	3	PRU broadside poster	.8

1 Ultrafast_Broadside

Learning goal:

- Example 1 uses BSWAP widget on internal register only
- 2nd Example which data transfer widget to send 64 bytes to memory
- Examples uses include file for broadside definitions and memory definitions

Broadside extension of PRU core can operate data transfers and data processing functions using 1024 bit data bus. In this chapter there are two examples to demo the advantage of ultrafast broadside accelerator. An overview of all broadside accelerator is shown in appendix 2.3 It shows the register allocation of the accelerator. There is a collision with C compiler which uses R2, R14, R15 for stack pointer and function call arguments. Therefore these examples are using assembler coding. For C code implementation using broadside accelerator a register context save and restore is required.

1.1.1 Byte Swap accelerator

The byte swap accelerator has three different modes which are described in TRM chapter "6.4.6.2.7 PRU_ICSSG Byte Swap".

- ID 160: bytes swap inside register which can be applied to RO-R29, in steps of one byte
- ID 161: 4 8 function swaps the contents of R2-R5 <-> R6-R9
- ID 162: 4_16 function swaps the contents of R2-R5 <-> R14-R17 and R6-R9 <-> R10-R13

All modes take a single cycle to execute. Figure 1 shows assembly source for all three modes. With single step (F5) through the source code and one can observe the operation using register view when PRU core is selected.

1.1.2 Xfer2vbus DMA widget

The burst commands for memory transfer are variable in execution time and depend on the length of the operation for write transfers. For example a 64 byte burst to any memory location takes 17 PRU cycles. For write transfers it does not matter whether target is inside ICSS or any system memory as the interconnect has bridges with buffers to decouple the transfer from bus arbitration and access time. With xfr2vbus write widget the PRU does not see additional cycles for burst operation. The xout instruction contains both, target address and number of bytes to execute. The destination address is stored in r18 (32 bit address) and r19 (48 bit address, bit 33-48).

```
******
; * MAIN *
main:
   zero
           &r0, 120
; fill r0-r29 with incremental bytes from 0 to 119
; loop instruction saves two instructions per iteration
; pointer increment and eof loop check
; each iteration takes two cycles instead of 3 cycles.
   ldi
           r1.b0, 120
   loop
           endloop, r1.b0
   mvib
           *--r1.b0, r1.b0
endloop:
; restore value in r1.b0 which is the pointer
          r1.b0, 4
   ldi
; perform bytes swaps with different length
    xin
          160, &r0, 4
    xin
          160, &r1, 120-4
    xin
          160, &r0.b3, 2
; perform 4 8 register swap
          161, &r2, 8*4
   xin
          161, &r2, 8*4
   xin
; perform 4 16 register swap
   xin 162, &r2, 16*4
   xin
          162, &r2, 16*4
; init xfr2vbus write dma
    ldi32 xfr2vbus addr, MSRAM BKO; write to MSRAM
   ldi xfr2vbus addr high, 0 ; 48 bit address extension
; execute xfr2vbus write - 64 byte non blocking write operation
   xout 0x62, &r2, 68
; same memory transfer with sbco instruction takes 17 cycles
   sbco &r2, c16, 0x40, 64
```

Figure 1 - PRU broadside accelerator example

2 Appendix

2.1 References

PRU Optimizing C/C++ Compiler User's Guide

PRU Assembly Language Tools User's Guide

PRU assembly instructions

AM64x/AM243x Technical Reference Manual

AM243x Datasheet

2.2 PRU IO poster

						PRU	R30/	/31 lr	PRU R30/31 Input/Output modes	Outp	out m	odes						
					Eac	ch PRU proce	essor impl - PRU I	ements fas nas full inpu TX_PRU se	processor implements fast GPO through R30 register and GPI through R. - PRU has full input and output control on all interfaces RTU_PRU and TX_PRU see R31 input and can process receive in parallel	gh R30 reg t control o	ister and G n all interfi ocess recei	Each PRU processor implements fast GPO through R30 register and GPI through R31 register - PRU has full input and output control on all interfaces - RTU_PRU and TX_PRU see R31 input and can process receive in parallel	gister					
General-Purpose Input modes (R31)	e Input n	nodes (F	(331)															
Direct Input								GPI	[19:0] feeds There are	directly in	to the PRU	GPI [19:0] feeds directly into the PRU R31 in Default state There are 80 general-purpose inputs in total.	ite					
16-bit parallel capture	ture				DATAI	IN[0:15] is ca → If c	aptured by	/ the pos_e configured	dge or neg_e I to be positiv	edge of CLC	ockin R31[. e, then it w	16] programmabl	DATAIN[0:15] is captured by the pos_edge or neg_edge of CLOCKIN R31[16] programmable through the PRU_ICSSG CFG register → if clocking is configured to be positive/negative, then it will equal PRUn_Clock/PRUn_Clock inverted	ICSSG CFG R	egister			
28-bit Serial shift in mode	n mode			F	he shift rate	is controlled	DATAI I by the ef 3it Detecti	N is sample fective divi on (SB), Sh	ed and shifte isor of two ca lift Counter (ed into a 28 scaded div Cnt_16) an	3-bit shift n viders appl od Stop/Fre	DATAIN is sampled and shifted into a 28-bit shift register on an internal clock pulse. the effective divisor of two cascaded dividers applied to the ICSSG_CORE_CLK clock betection (SB), Shift Counter (Cnt_L6) and Stop/Freeze current shift operation and d	DATAIN is sampled and shifted into a 28-bit shift register on an internal dock pulse. The shift rate is controlled by the effective divisor of two cascaded dividers applied to the ICSSG_CORE_CLK clock (150MHz/ 200MHz/ 225MHz). → It also supports Start Bit Detection (SB), Shift Counter (Cnt_16) and 5top/Freeze current shift operation and disable search for new Start Bit	50MHz/ 200N	//Hz/ 225MF	42) Bit		
MII_RT						1000 H	Enabledb	mii_rt_y ICSSG_GF	r31_status [: crG0_REG[1	29:0] inter -0] PRUO_0	nally driver GPI_MODE	mii_rt_r31_status [29:0] internally driven by the MII_RT module SSG_GPCFG0_REG[1-0] PRU0_GPI_MODE register (value: 3h), wh	mii_rt_r31_status [29:0] internally driven by the MII_RT module :nabled by ICSSG_GPCFG0_REG[1-0] PRU0_GPI_MODE register (value: 3h), where n = 0 or 1					
9x Sigma Delta			Integrator co	ounts the nu This samp	number of 1's ple counter u	per clock evipdates the c	ent. Each	channel ha	as three casca fective clock	aded count eventfort	ters, which	are the accumula	Integrator counts the number of 1's per clock event. Each channel has three cascaded counters, which are the accumulators for the Sinc3 filter. Each counter and accumulator are 28 bits. This sample counter updates the count value on the effective clock event for that channel. Each channel also contains a programmable counter compare block.	ilter. Each co ammable co	ounter and a	accumulator oare block.	are 28 bits	s,
General-Purpose Output modes (R30)	e Outpu	t modes	(R30)															
Direct Output	out								PRUO_r30[0:1 There are	9] feedsd	lirectly into eneral-pur	PRUO_r30[0:19] feeds directly into PRUO_GPO[0:19] There are 40 total general-purpose outputs						
Serial shift out mode	mode			-	he shift rate	Data is is controlled	shifted on the ef	ut of PRU0 fective divi upports 2 n	_r30[0] (PRU isor of two canodes: Free R	O_DATAOL scaded div	Viders appl	out of PRUO_130[0] (PRUO_DATAOUT) on every rising edge of PRUO_130[1] (Plantetive divisor of two cascaded dividers applied to the ICSSG_CORE_CLK clos Supports 2 modes: Free Running Clock Mode (default) and Fixed Clock Court Mode	Data is shifted out of PRUo_30[0] (PRUo_DATAOUT) on every rising edge of PRUO_30[1] (PRUO_CLOCK) The shift rate is controlled by the effective divisor of two cascaded dividers applied to the ICSSG_CORE_CLK clock (150MHz/ 200MHz/ 225MHz) → Supports 2 modes: Free Running Clock Mode (default) and Fixed Clock Count Mode	CLOCK) 50MHz/ 200N	/Hz/ 225MF	12)		
GPIO (R30/R31)																		
INTC (R31)	0			Inte	rrupt control	ller (INTC) m: Capturing	aps interri	upts comin Events, su	g from differ upports 20 o u	ent parts o	of the device	e to a reduced seels, each event/h	Interrupt controller (INTC) maps interrupts coming from different parts of the device to a reduced set of PRU_ICSSG interrupt channels, uses bit 30, 31 Capturing up to 160 Events, supports 20 output interrupt channels, each event/host can be enabled/disabled	rrupt channe /disabled	ls, uses bit	30, 31		
3x Peripheral interface	terface				3 chann	nels with bau	id range fr	om 100 kH	Iz to 16 MHz, TX FIFO si	The Periplize of 32 bi	heral Intert ts, RX FIFO	16 MHz, The Peripheral Interface's I/O s are mu TX FIFO size of 32 bits, RX FIFO size of 4 bits	3 channels with baud range from 100 kHz to 16 MHz, The Peripheral Interface's I/Os are multiplexed with the PRU GPI/GPO signals TX FIFO size of 32 bits, RX FIFO size of 4 bits	PRU GPI/GPC	Signals			
0/1	GPI/00	GPI/01	GPI/02	GPI/03	GPI/04	GPI/OS	90/Id5	GP1/07	GPI/08	60/Id5	3PI/010 G	PI/011 GPI/01	GPI/O10 GPI/O11 GPI/O12 GPI/O13 GPI/O14 GPI/O15 GPI/O15 GPI/O15 GPI/O19 GPI/O19	14 GPI/01	5 GPI/016	GPI/017	SPI/018	3PI/019
Direct Input	GPIO	GPI1	GPI2	GPI3	GP14	GPIS	GP16	GP17	GPIS	GPI9	GP110	GPI11 GPI12	GP113 GP114	4 GPI15	GPI16	GPI17	GPI18	GP119

SD8_D GPO17

SD7_D

a_eas

SD5_D

SD2_CLK

SD1_D


a_oas

SD0_CLK

Parallel Capture
28-bit Shift In
9x Sigma Delta
Direct Output

Serial shift out mode 3x Peripheral interface

2.3 PRU broadside poster



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Ti's products are provided subject to Ti's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. Ti's provision of these resources does not expand or otherwise alter Ti's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated