

A dark blue vertical bar on the left side of the page. A blue arrow points to the right from the bar, containing the date.

1/20/2022

# Lab #2

Intro to Hierarchical design

Several thin, curved lines in dark blue and light grey originate from the bottom left and curve upwards and to the right.

: Troy Scevers

CST 231 – DIGITAL SYSTEM DESIGN I

: Troy Scevers

## Table of Contents

|                                   |    |
|-----------------------------------|----|
| Abstract.....                     | 2  |
| Introduction .....                | 3  |
| Design.....                       | 3  |
| Physical hardware design.....     | 3  |
| Synthesized hardware design ..... | 3  |
| Design Structure.....             | 3  |
| Modules .....                     | 3  |
| Simulation and Testing.....       | 4  |
| Problems .....                    | 4  |
| Results and Conclusion .....      | 4  |
| Appendix .....                    | 5  |
| Table of Figures.....             | 14 |
| References .....                  | 15 |

## Abstract

For this lab you are to design a basic 16-bit counter with reset and enable signals. You will need to divide the system clock into something more useful as 50MHz is way too fast. You will then display that counter on the 7-segment displays.

## Introduction

The goal of this lab was to create a 16-bit counter that displays the count to several seven segment displays. A clock divider was needed to slow the counting, since it is incrementing on the clock's positive edge. The counter must have a reset, clock, and enable.




Figure 1: block diagram

## Design

### Physical hardware design

The only necessary hardware was the DE1-SoC development board. Inputs and outputs were included on the board.

### Synthesized hardware design

A clock divider was needed to reduce the speed of counting. It has an input of the board's clock. A counter was connected to this output. This counter's output was fed to a driver for multiple seven segment displays. This driver broke up large numbers into single digits and output the number in BCD. This BCD, for each digit, was sent to five seven-segment decoders. These decoders were wired to HEX0 through HEX4. All of these modules were accessed by the top-level module named, "lab02". Two switches were used to create an enable and reset.

### Design Structure

See figure 1 for block diagram of lab 2. To reuse the BCD decoder, this module needed a driver that would split large numbers into single digit outputs for the BCD decoder to use.

### Modules

#### *clk\_divider*

See figure 2 for clk\_divider RTL. This clock divider uses registers to affect the output. It has parameters to affect the output frequency. One parameter makes the resulting clock speed to be frequency \*

$1/(2N)$ . The other parameter is the number of bits needed to store parameter one. The input is from the board's clock. The output is the divided clock.

#### *counter*

See figure 3 for counter RTL. Counter accepts one parameter and one input. The parameter is the number of bits the counter can count to. The input is the clock. On positive edge of the clock, the counter increments. It outputs the count in BCD form.

#### *bcd\_to\_seven\_driver*

See figure 4 for bcd\_to\_seven\_driver RTL. This module accepts a large BCD number. This driver breaks down the number into separate digits. These BCD digits are output separately and cannot exceed 9.

#### *bcd\_decoder*

See figure 5 for bcd\_decoder RTL. This accepts single digit BCD numbers and outputs the seven segment display equivalent.

## Simulation and Testing

Each module was tested individually. See figures 7 – 9 for module simulations. The only inputs that effected the program were enable and reset. Each functioned correctly. The enable makes the counter continue to count. The reset resets the number to zero.

## Problems

The top-level module contained errors at first. The counter module was outputting 16 bits, but the wire connecting it to the driver was only one bit long. Changing it fixed the undefined behavior.

## Results and Conclusion

The lab was executed correctly. It has helped my knowledge on using parameters and configuring inputs and outputs automatically.

# Appendix




Figure 2: Top level block diagram






Figure 6: `bcd_decoder` RTL



|                  |         |         |         |         |         |         |         |         |
|------------------|---------|---------|---------|---------|---------|---------|---------|---------|
| /bcd_decoder/D   | 0000    | 0001    | 0010    | 0011    | 0100    | 0101    | 0110    | 0111    |
| /bcd_decoder/out | 1000000 | 1111001 | 0100100 | 0110000 | 0011001 | 0010010 | 0000010 | 0000111 |



Figure 7: bcd\_decoder simulation

|                                |                  |                  |                  |                  |                  |                  |
|--------------------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| /bcd_to_seven_driver/numb      | 0000000000000000 | 0000000000000001 | 0000000000001011 | 0000000001101111 | 0000010001010111 | 0010101101100111 |
| /bcd_to_seven_driver/ones      | 0000             | 0001             |                  |                  |                  |                  |
| /bcd_to_seven_driver/tens      | 0000             |                  | 0001             |                  |                  |                  |
| /bcd_to_seven_driver/hundreds  | 0000             |                  |                  | 0001             |                  |                  |
| /bcd_to_seven_driver/thousands | 0000             |                  |                  |                  | 0001             |                  |
| /bcd_to_seven_driver/ten_thous | 0000             |                  |                  |                  |                  | 0001             |





Figure 8: bcd\_to\_seven\_driver simulation



Entity: counter Architecture: Date: Thu Jan 20 15:06:18 PST 2022 Row: 1 Page: 1

Figure 9: counter simulation

Table 1: pin mapping

| Node Name | Cust omize Column | Direction | Location | I/O Bank | VREF Group | I/O Standard | Reserved | Current Strength |
|-----------|-------------------|-----------|----------|----------|------------|--------------|----------|------------------|
| HEX0[0]   |                   | Unknown   | PIN_AE26 | 5A       | B5A_NO     | 3.3-V LV TTL |          | 16mA (default)   |
| HEX0[1]   |                   | Unknown   | PIN_AE27 | 5A       | B5A_NO     | 3.3-V LV TTL |          | 16mA (default)   |
| HEX0[2]   |                   | Unknown   | PIN_AE28 | 5A       | B5A_NO     | 3.3-V LV TTL |          | 16mA (default)   |
| HEX0[3]   |                   | Unknown   | PIN_AG27 | 5A       | B5A_NO     | 3.3-V LV TTL |          | 16mA (default)   |
| HEX0[4]   |                   | Unknown   | PIN_AF28 | 5A       | B5A_NO     | 3.3-V LV TTL |          | 16mA (default)   |
| HEX0[5]   |                   | Unknown   | PIN_AG28 | 5A       | B5A_NO     | 3.3-V LV TTL |          | 16mA (default)   |
| HEX0[6]   |                   | Unknown   | PIN_AH28 | 5A       | B5A_NO     | 3.3-V LV TTL |          | 16mA (default)   |
| HEX1[0]   |                   | Unknown   | PIN_AJ29 | 5A       | B5A_NO     | 3.3-V LV TTL |          | 16mA (default)   |
| HEX1[1]   |                   | Unknown   | PIN_AH29 | 5A       | B5A_NO     | 3.3-V LV TTL |          | 16mA (default)   |
| HEX1[2]   |                   | Unknown   | PIN_AH30 | 5A       | B5A_NO     | 3.3-V LV TTL |          | 16mA (default)   |
| HEX1[3]   |                   | Unknown   | PIN_AG30 | 5A       | B5A_NO     | 3.3-V LV TTL |          | 16mA (default)   |
| HEX1[4]   |                   | Unknown   | PIN_AF29 | 5A       | B5A_NO     | 3.3-V LV TTL |          | 16mA (default)   |
| HEX1[5]   |                   | Unknown   | PIN_AF30 | 5A       | B5A_NO     | 3.3-V LV     |          | 16mA (de         |

| Node Name | Customize Columns | Direction | Location | I/O Bank | VREF Group | I/O Standard | Reserved | Current Strength |
|-----------|-------------------|-----------|----------|----------|------------|--------------|----------|------------------|
|           |                   | n         |          |          |            | TTL          |          | fault)           |
| HEX1[6]   |                   | Unknown   | PIN_AD27 | 5A       | B5A_NO     | 3.3-V LV TTL |          | 16mA (default)   |
| HEX2[0]   |                   | Unknown   | PIN_AB23 | 5A       | B5A_NO     | 3.3-V LV TTL |          | 16mA (default)   |
| HEX2[1]   |                   | Unknown   | PIN_AE29 | 5B       | B5B_NO     | 3.3-V LV TTL |          | 16mA (default)   |
| HEX2[2]   |                   | Unknown   | PIN_AD29 | 5B       | B5B_NO     | 3.3-V LV TTL |          | 16mA (default)   |
| HEX2[3]   |                   | Unknown   | PIN_AC28 | 5B       | B5B_NO     | 3.3-V LV TTL |          | 16mA (default)   |
| HEX2[4]   |                   | Unknown   | PIN_AD30 | 5B       | B5B_NO     | 3.3-V LV TTL |          | 16mA (default)   |
| HEX2[5]   |                   | Unknown   | PIN_AC29 | 5B       | B5B_NO     | 3.3-V LV TTL |          | 16mA (default)   |
| HEX2[6]   |                   | Unknown   | PIN_AC30 | 5B       | B5B_NO     | 3.3-V LV TTL |          | 16mA (default)   |
| HEX3[0]   |                   | Unknown   | PIN_AD26 | 5A       | B5A_NO     | 3.3-V LV TTL |          | 16mA (default)   |
| HEX3[1]   |                   | Unknown   | PIN_AC27 | 5A       | B5A_NO     | 3.3-V LV TTL |          | 16mA (default)   |
| HEX3[2]   |                   | Unknown   | PIN_AD25 | 5A       | B5A_NO     | 3.3-V LV TTL |          | 16mA (default)   |
| HEX3[3]   |                   | Unknown   | PIN_AC25 | 5A       | B5A_NO     | 3.3-V LV TTL |          | 16mA (default)   |
| HEX       |                   | Unknown   | PIN_     | 5B       | B5B_       | 3.3-         |          | 16m              |

| Node Name   | Custo<br>mizer<br>Columns.. | Direction       | Location     | I/O Bank | VREF Group | I/O Standard        | Reserved | Current Strength       |
|-------------|-----------------------------|-----------------|--------------|----------|------------|---------------------|----------|------------------------|
| 3[4]        |                             | now<br>n        | AB28         |          | N0         | V LV<br>TTL         |          | A (de<br>fault)        |
| HEX<br>3[5] |                             | Unk<br>now<br>n | PIN_<br>AB25 | 5A       | B5A<br>_N0 | 3.3-<br>V LV<br>TTL |          | 16m<br>A (de<br>fault) |
| HEX<br>3[6] |                             | Unk<br>now<br>n | PIN_<br>AB22 | 5A       | B5A<br>_N0 | 3.3-<br>V LV<br>TTL |          | 16m<br>A (de<br>fault) |
| HEX<br>4[0] |                             | Unk<br>now<br>n | PIN_<br>AA24 | 5A       | B5A<br>_N0 | 3.3-<br>V LV<br>TTL |          | 16m<br>A (de<br>fault) |
| HEX<br>4[1] |                             | Unk<br>now<br>n | PIN_<br>Y23  | 5A       | B5A<br>_N0 | 3.3-<br>V LV<br>TTL |          | 16m<br>A (de<br>fault) |
| HEX<br>4[2] |                             | Unk<br>now<br>n | PIN_<br>Y24  | 5A       | B5A<br>_N0 | 3.3-<br>V LV<br>TTL |          | 16m<br>A (de<br>fault) |
| HEX<br>4[3] |                             | Unk<br>now<br>n | PIN_<br>W22  | 5A       | B5A<br>_N0 | 3.3-<br>V LV<br>TTL |          | 16m<br>A (de<br>fault) |
| HEX<br>4[4] |                             | Unk<br>now<br>n | PIN_<br>W24  | 5A       | B5A<br>_N0 | 3.3-<br>V LV<br>TTL |          | 16m<br>A (de<br>fault) |
| HEX<br>4[5] |                             | Unk<br>now<br>n | PIN_<br>V23  | 5A       | B5A<br>_N0 | 3.3-<br>V LV<br>TTL |          | 16m<br>A (de<br>fault) |
| HEX<br>4[6] |                             | Unk<br>now<br>n | PIN_<br>W25  | 5B       | B5B<br>_N0 | 3.3-<br>V LV<br>TTL |          | 16m<br>A (de<br>fault) |
| SW0         |                             | Unk<br>now<br>n | PIN_<br>AB12 | 3A       | B3A<br>_N0 | 3.3-<br>V LV<br>TTL |          | 16m<br>A (de<br>fault) |
| SW1         |                             | Unk<br>now<br>n | PIN_<br>AC12 | 3A       | B3A<br>_N0 | 3.3-<br>V LV<br>TTL |          | 16m<br>A (de<br>fault) |
| clk_5<br>0  |                             | Unk<br>now<br>n | PIN_<br>AF14 | 3B       | B3B<br>_N0 | 3.3-<br>V LV<br>TTL |          | 16m<br>A (de<br>fault) |

## Table of Figures

|  |    |
|--|----|
| Figure 1: block diagram.....                   | 3  |
| Figure 2: Top level block diagram .....        | 5  |
| Figure 3: clk_divider RTL .....                | 6  |
| Figure 4: counter RTL .....                    | 6  |
| Figure 5: bcd_to_seven_driver RTL.....         | 6  |
| Figure 6: bcd_decoder RTL.....                 | 7  |
| Figure 7: bcd_decoder simulation .....         | 8  |
| Figure 8: bcd_to_seven_driver simulation ..... | 9  |
| Figure 9: counter simulation .....             | 10 |

## References

“Reference designer,” *Verilog Example - Clock Divide by even number*. [Online]. Available: [http://www.referencedesigner.com/tutorials/verilogexamples/verilog\\_ex\\_04.php](http://www.referencedesigner.com/tutorials/verilogexamples/verilog_ex_04.php). [Accessed: 21-Jan-2022].