
# 1/20/2022

# Lab #2

Intro to Hierarchical design



: Troy Scevers

CST 231 – DIGITAL SYSTEM DESIGN I

: Troy Scevers

## Table of Contents

Abstract	2
Introduction	
Design	
Physical hardware design	3
Synthesized hardware design	3
Design Structure	3
Modules	
Simulation and Testing	
Problems	
Results and Conclusion	2
Appendix	
Table of Figures	
References	
1\C C C C C S	<b></b>

### **Abstract**

For this lab you are to design a basic 16-bit counter with reset and enable signals. You will need to divide the system clock into something more useful as 50MHz is way too fast. You will then display that counter on the 7-segment displays.

### Introduction

The goal of this lab was to create a 16-bit counter that displays the count to several seven segment displays. A clock divider was needed to slow the counting, since it is incrementing on the clock's positive edge. The counter must have a reset, clock, and enable.




Figure 1: block diagram

### Design

#### Physical hardware design

The only necessary hardware was the DE1-SoC development board. Inputs and outputs were included on the board.

#### Synthesized hardware design

A clock divider was needed to reduce the speed of counting. It has an input of the board's clock. A counter was connected to this output. This counter's output was fed to a driver for multiple seven segment displays. This driver broke up large numbers into single digits and output the number in BCD. This BCD, for each digit, was sent to five seven-segment decoders. These decoders were wired to HEXO through HEX4. All of these modules were accessed by the top-level module named, "lab02". Two switches were used to create an enable and reset.

#### Design Structure

See figure 1 for block diagram of lab 2. To reuse the BCD decoder, this module needed a driver that would split large numbers into single digit outputs for the BCD decoder to use.

#### Modules

#### clk divider

See figure 2 for clk\_divider RTL. This clock divider uses registers to affect the output. It has parameters to affect the output frequency. One parameter makes the resulting clock speed to be frequency \*

1/(2N). The other parameter is the number of bits needed to store parameter one. The input is from the board's clock. The output is the divided clock.

#### counter

See figure 3 for counter RTL. Counter accepts one parameter and one input. The parameter is the number of bits the counter can count to. The input is the clock. On positive edge of the clock, the counter increments. It outputs the count in BCD form.

#### bcd to seven driver

See figure 4 for bcd\_to\_seven\_driver RTL. This module accepts a large BCD number. This driver breaks down the number into separate digits. These BCD digits are output separately and cannot exceed 9.

#### bcd decoder

See figure 5 for bcd\_decoder RTL. This accepts single digit BCD numbers and outputs the seven segment display equivalent.

### Simulation and Testing

Each module was tested individually. See figures 7-9 for module simulations. The only inputs that effected the program were enable and reset. Each functioned correctly. The enable makes the counter continue to count. The reset resets the number to zero.

#### **Problems**

The top-level module contained errors at first. The counter module was outputting 16 bits, but the wire connecting it to the driver was only one bit long. Changing it fixed the undefined behavior.

#### **Results and Conclusion**

The lab was executed correctly. It has helped my knowledge on using parameters and configuring inputs and outputs automatically.

# Appendix




Figure 2: Top level block diagram




Figure 3: clk\_divider RTL




Figure 4: counter RTL




Figure 5: bcd\_to\_seven\_driver RTL




Figure 6: bcd\_decoder RTL

/bcd_decoder/D	0000	0001	0010	0011	0100	0101	0110	0111
/bcd_decoder/out	1000000	1111001	0100100	0110000	0011001	0010010	0000010	0000111



Entity:bcd\_decoder Architecture: Date: Thu Jan 20 14:58:00 PST 2022 Row: 1 Page: 1

Figure 7: bcd\_decoder simulation

/bcd_to_seven_driver/numb	0000000000000000	0000000000000001	0000000000001011	0000000001101111	0000010001010111	0010101101100111
/bcd_to_seven_driver/ones	0000	0001				
/bcd_to_seven_driver/tens	0000		0001			
/bcd_to_seven_driver/hundreds	0000			0001		
/bcd_to_seven_driver/thousands	0000				0001	
/bcd_to_seven_driver/ten_thous	0000					0001



Entity:bcd\_to\_seven\_driver Architecture: Date: Thu Jan 20 15:03:34 PST 2022 Row: 1 Page: 1

Figure 8: bcd\_to\_seven\_driver simulation




Figure 9: counter simulation

Table 1: pin mapping

Node	Cust	Dire	Locat	1/0	VRE	1/0	Rese	Curr !
	omiz			Bank		"	rved	
e	e				Grou	dard		Stren
	Colu				р			gth
	mns				"			"
	'							
HEX		Unk	PIN	5A	B5A	3.3-		16m
0[0]			AE26			V LV		A (de
		n				TTL		fault)
HEX		Unk	PIN	5A	B5A	3.3-		16m
0[1]		now	AE27		NO	V LV		A (de
		n			Γ	TTL		fault)
HEX		Unk	PIN	5A	B5A	3.3-		16m
0[2]		now	AE28		NO	V LV		A (de
		n				TTL		fault)
HEX		Unk	PIN_	5A	B5A	3.3-		16m
0[3]		now	AG27		_N0	V LV		A (de
		n				TTL		fault)
HEX		Unk	PIN_	5A	B5A	3.3-		16m
0[4]		now	AF28		_NO	V LV		A (de
		n				TTL		fault)
HEX		Unk	PIN_	5A	B5A	3.3-		16m
0[5]		now	AG28		_NO	V LV		A (de
		n				TTL		fault)
HEX		Unk	PIN_	5A	B5A	3.3-		16m
0[6]		now	AH2		_N0	V LV		A (de
		n	8			TTL		fault)
HEX		Unk	PIN_	5A	B5A	3.3-		16m
1[0]		now	AJ29		LN0	V LV		A (de
		n				TTL		fault)
HEX		Unk	PIN_	5A	B5A	3.3-		16m
1[1]			AH2		LN0	V LV		A (de
		n	9			TTL	_	fault)
HEX		Unk	PIN_	5A	B5A	3.3-		16m
1[2]		now	АН3		LN0	V LV		A (de
		n 	0			TTL		fault)
HEX		Unk	PIN_	5A	B5A	3.3-		16m
1[3]			AG30		LN0	V LV		A (de
LIEV	_	n	DIN	ΕΛ	DE A	TTL		fault)
HEX 1[4]		Unk now	PIN_ AF29	5A	B5A NO	3.3- V LV		16m
1[4]			mr29		LN0	TTL		A (de fault)
HEX		n Unk	PIN	5A	B5A	3.3-		16m
1[5]		now	AF30	JA	NO	5.5- V LV		A (de
1[2]		liow	M 30		⊢™U	V LV		r lue

			Locat	-				Curr
Nam	omiz	ction	ion	Bank			rved	ent
e	e				Grou	dard		Stren
	Colu				р			gth
	mns							
	١.							
		n				TTL		fault)
HEX				5A	B5A	3.3-		16m
1[6]			AD27		LN0	V LV		A (de
		n				TTL		fault)
HEX			PIN_	5A	B5A	3.3-		16m
2[0]			AB23		-NO	V LV		A (de
		n				TTL		fault)
HEX			- 1	5B	B5B_	3.3-		16m
2[1]			AE29		NO	V LV		A (de
		n				TTL		fault)
HEX				5B	B5B_	3.3-		16m
2[2]			AD29		NO	V LV		A (de
		n				TTL		fault)
HEX				5B	B5B_	3.3-		16m
2[3]			AC28		NO	V LV		A (de
LIEV		n 	D.I.I.		250	TTL		fault)
HEX				5B	B5B_	3.3-		16m
2[4]			AD30		NO	V LV		A (de
LIEV		n Umla	DIN	r D	DED	TTL		fault)
HEX 2[5]			PIN_ AC29	5B	B5B_ N0	3.3- V LV		16m A (de
႗[၁]		n	ACZ9		INU	TTL		fault)
HEX			PIN_	5B	B5B	3.3-		16m
2[6]			AC30		_	V LV		A (de
2[0]		n	1030			TTL		fault)
HEX			PIN	5Δ	B5A	3.3-		16m
3[0]			AD26			V LV		A (de
o[o]		n	1020		١,,,	TTL		fault)
HEX			PIN	5A	B5A	3.3-		16m
3[1]			AC27			V LV		A (de
		n				TTL		fault)
HEX			PIN	5A	B5A	3.3-		16m
3[2]			AD25			V LV		A (de
		n			Γ	TTL		fault)
HEX			PIN	5A	B5A	3.3-		16m
3[3]			AC25			V LV		A (de
		n				TTL		fault)
HEX		Unk	PIN	5B	B5B	3.3-		16m

Node	Cust	Dire	Locat	1/0	VRF	1/0	Rese	Curr
	omiz			Bank			rved	
e	e	Cuon	1011	Dank	Grou		Iveu	Stren
١٤						uaru		
	Colu				P			gth
	mns							
	٠.							
3[4]		now	AB28		NO	V LV		A (de
		n				TTL		fault)
HEX		Unk	PIN_	5A	B5A	3.3-		16m
3[5]		now	AB25		NO	V LV		A (de
		n				TTL		fault)
HEX		Unk	PIN_	5A	B5A	3.3-		16m
3[6]		now	AB22		_NO	V LV		A (de
		n				TTL		fault)
HEX		Unk	PIN_	5A	B5A	3.3-		16m
4[0]		now	AA24		NO	V LV		A (de
		n				TTL		fault)
HEX		Unk	PIN_	5A	B5A	3.3-		16m
4[1]		now	Y23		NO	V LV		A (de
		n				TTL		fault)
HEX		Unk	PIN	5A	B5A	3.3-		16m
4[2]		now	Y24		NO	V LV		A (de
		n			Γ	TTL		fault)
HEX		Unk	PIN	5A	B5A	3.3-		16m
4[3]		now	W22		NO	V LV		A (de
` '		n			Γ	TTL		fault)
HEX		Unk	PIN	5A	B5A	3.3-		16m
4[4]		now	W24		NO	V LV		A (de
` `		n			Г	TTL		fault)
HEX		Unk	PIN_	5A	B5A	3.3-		16m
4[5]			V23			V LV		A (de
` '		n			Γ	TTL		fault)
HEX		Unk	PIN	5B	B5B	3.3-		16m
4[6]			W25			V LV		A (de
'		n				TTL		fault)
SW0			PIN_	зА	вза	3.3-		16m
			AB12			V LV		A (de
		n			Γ	TTL		fault)
SW1		Unk	PIN	зА	вза	3.3-		16m
[			AC12			V LV		A (de
		n				TTL		fault)
clk 5		Unk	PIN	3B	взв	3.3-		16m
0			AF14		_	V LV		A (de
[		n	' '			TTL		fault)
		Γ.						

# Table of Figures

Figure 1: block diagram	3
Figure 2: Top level block diagram	
Figure 3: clk_divider RTL	
Figure 4: counter RTL	
Figure 5: bcd_to_seven_driver RTL	
Figure 6: bcd_decoder RTL	
Figure 7: bcd_decoder simulation	8
Figure 8: bcd_to_seven_driver simulation	9
Figure 9: counter simulation	

### References

"Reference designer," *Verilog Example - Clock Divide by even number*. [Online]. Available: http://www.referencedesigner.com/tutorials/verilogexamples/verilog\_ex\_04.php. [Accessed: 21-Jan-2022].