EC513 Computer Architecture Lab 3 Worth 11%

Assigned March 13, 2018

Due March 27th, 2018

https://ascslab.org/courses/ec513/index.html

Warning: This lab will likely take substantially longer to complete than Lab 1 and 2. Do not put it off until the last minute. The simulations alone will take a few hours to run.

Summary:

The memory bottleneck is one of the paramount design concerns in modern processors. As we saw in lecture, while processor speeds have increased exponentially over the last 30 years, main memory speeds have only increased linearly since memories have been optimized for capacity rather than latency. Since memories are slow relative to the processor and memory accesses are frequent (one per loaded instruction!), a major area of architectural research is improving the perceived latency of the memory.

In order to improve the perceived latency of memory accesses, we, as architects, must first understand the nature of memory accesses. It has been the experience of architects that software memory accesses exhibit high temporal and spatial locality. Temporal locality means that the accessed memory location is likely to be accessed again in the near future. Spatial locality means that memory locations near the address of the accessed memory location are likely to be accessed in the near future.

In this lab, we will explore the concept of memory caching, a common and highly effective mechanism for improving memory latency. A cache is a fast, but necessarily small memory that contains recently accessed areas of memory. The cache has a much lower access and update latency than the main memory; thus, if the memory locations that the process requires are present in the cache, the processor can obtain the data in a small number of cycles (as opposed to the many hundreds of cycles it would take to access the main memory), thereby improving processor performance. Since we ultimately measure the performance of the cache by its usefulness, which is the percentage of time that it is able to satisfy processor requests, statistics like write hit percentage and read hit percentage are often used to evaluate caches.

In this lab, we will evaluate the behavior of various cache organizations using Pin and the PARSEC benchmarks. As always, this lab is to be completed individually. You are encouraged to discuss lab concepts with fellow classmates.

Setting up:

To obtain the materials for lab 3, download the file at:

http://bit.ly/2HDNRvG

In the lab3handount directory that just got created, you should find a make file, some sample source code, and a test script. Type the following at the command prompt:

- % cd lab3handout
- % chmod a+x lab3test.pl
- % make

Make will build the caches Pin tool. The caches Pin tool can be invoked from the command line in the following manner:

```
% pin -t caches -- target executable
```

We have provided a test perl script lab2test.pl. The perl script will invoke Pin using the caches Pin tool on multiple PARSEC binaries. To invoke the perl script, type:

% ./lab3test.pl


Although we provide a script that will test your Pin tool, the script will not verify your Pin tool, and we will not release the expected results of the test cases. Further, we reserve the right to run test cases not included in the released test script. You are encouraged to compare your results with your classmates.

Lab Task:

The purpose of this lab is to generate a set of parametric cache models that will help us analyze the behavior of various cache configurations. A cache can be described in terms of a relatively small number of parameters. We can view a cache as A (the set associativity) copies of a data array containing R rows, each of which contain a data blocks of size B and some metadata about B. When the data array is presented a row address, it outputs the associated block data. The A ways of the cache are addressed using potentially different function that maps the full presented address to the rows of the cache. Typically, a bit truncation function is used to index all the ways of the cache. Each cache also defines a replacement policy that determines which existing block to evict on a cache fill. Commonly used replacement policies include random replacement, least-recently-used, and not most-recently-used. The following diagram depicts cache organization in terms of these parameters.

The behavior and implementation of the cache will also depend on some system-wide parameters. The caches that use virtual addresses must know the size of a memory page in the system; depending on the hardware the size of physically indexed cache may be constrained by this parameter (Why?). Although the size of the physical memory does not affect cache organization, it will affect cache performance as pages are swapped in and out of the physical memory.

In the lab, you will design a set of parameterized L1 data cache models based on the diagram. It should be pointed out the in the diagram that the input memory addresses accessed could be either virtual or physical.



Parametric Cache Model

We will cover the distinction between virtual and physical addresses in class soon. We will experiment with both styles of cache in this lab.

With all of the above background, we can discuss the starter code, which is located in caches.cpp. All the caches that you will implement will inherit the CacheModel base class. Notice that the base class implements some of the cache metadata for you, although you will have to add some metadata of your own. The following is a description of the CacheModel functions. You are expected to implement the bold faced functions for each cache.

readReq: This function is a read request from the processor to the cache. The processor will present a virtual address. You will then update the appropriate cache metadata, according to the cache type.

writeReq: This function is a write request from the processor to the cache. The processor will present a virtual address. You will then update the appropriate cache metadata, according to the cache type.

dumpResults: This function will print out the cache statistics that readReq and writeReq have been tracking. We will call this function at the end of the Pin run from the code that we have provided you. Don't modify this code or you'll break our testbenches, which will be tragic for the correctness portion of your lab grade.

The following global function will be used to translate between virtual and physical addresses:

getPhysicalPageNumber: This function translates virtual addresses from Pin into 'physical' addresses, akin to the translation look-aside buffer and page table. We assume that the physical memory of the target machine is as large as the virtual memory space of the architecture. Thus, each unique virtual page will be guaranteed a unique physical address. You should note that different virtual addresses may map to the same physical address. Although the provided function and public testbench do not test this condition, the private testbench might. The function getPhysicalPageNumber uses the global parameters logPhysicalMemSize and logPageSize to produce physical addresses.

In this lab you will implement the above two functions which will track the cache metadata, thereby simulating the behavior of a real cache. The metadata that you will track includes the cache valid bits, the cache tags, and information for the least recently used replacement policy. Recall that least recently used replacement means that when a cache block needs to be evicted, the block that was read or written farthest in the past will be chosen for eviction. Notice that the CacheModel base class has a number of constructor parameters, such as associativityParam, logNumRowsParam, and logBlockSizeParam. You will use these parameters to implement your functions in such a way that multiple cache sizes and associativities can be tested rapidly. We use the logVariable naming convention to denote that the parameter is given as a base 2 logarithm of the actual size, thus if logBlockSizeParam is 4 then the block size is $2^4 = 16$ bytes. Notice that our instantiations of the cache classes that you will implement use Pin command line parameters to obtain parameters. Thus, you can test your caches with many configurations, even though our public testbench will only examine a trivial configuration. The baseline caches that you will be implementing will use the appropriate number of low order bits of either the virtual or physical index as the hash function for accessing the rows of the ways. You should use the scheme in the above diagram to organize your cache.

You will implement three cache models, one that is virtually indexed and virtually tagged, one that is virtually indexed and physically tagged, and one that is physically indexed and physically tagged. Each cache will be an extension of the base CacheModel class. Each cache model will track a variety of statistics. You will track the total number of read accesses, the total number of write accesses, the number of read hits, the number of write hits. Your labs will be evaluated for accuracy based on these

statistics.

As we have observed in class and in lab 1, x86 is a rather quirky architecture. Recall that MIPS and other more modern architectures allow only aligned memory accesses. Aligned memory accesses means that the bottom bits of the address of the requested data must be zero. Thus, the address of a four-byte access must always end in 2'b00. x86, however, allows unaligned memory accesses, which will introduce some potential inaccuracy into our cache models. We will ignore handling unaligned memory accesses by assuming that the appropriate bottom bits of the access address are zeroed out. This implies that all accesses to the cache will fall within the same cache block.

Although your solution will not be graded on its performance in terms of wall clock time, you should note that your instructor is an impatient person. His solution runs the sample testbench in less than one hour on the class machines (with nominal load). For grading purposes, we will allow your pin tool to run for an order of magnitude more time than ours requires (around 10 hours). After ten hours, we will kill it and assign a grade based on progress to that point. Do not write horrendously inefficient code: it makes kittens sad.

When you have completed the lab to your satisfaction, submit it through Blackboard. The deadline for submission is 23:59:59 EDT 27 March 2018. *No Late Submissions will be accepted!*

Lab Questions:

Your response to the lab questions should be typed in lab3questions.pdf in the lab3handout directory. Some questions require substantial additional coding, and as such should not be put off until the last minute.

- 1. **Hit and miss.** Using your physically indexed, physically tagged cache model, starting from a base configuration (Rows = 512, Block Size = 4 bytes, Associativity = 1), vary the number of rows, block size, and associativity of your cache models. What are the effects of associativity and capacity on the hit rates of the PARSEC benchmarks? Can you explain any general trends in hit and miss rate that you observe (show graphs). Are there significant differences between the three cache models? Why?
- 2. PARSEC interrogation. Using your physically indexed, physically tagged cache model, determine the size of the working set for a PARSEC benchmark, justifying your answer with a graph. Are the working sets of PARSEC benchmarks intended to fit in a processor cache? Why or why not? Do you notice a difference between the different programs in terms of hit and miss rates? Explain why this difference occurs. Typically, in cache design, there is a tradeoff between associativity and capacity. That is, an associative cache takes more chip area than a direct mapped cache of the same capacity. Would you choose different cache configurations for floating point programs and integer programs? Which configuration(s) would you choose and why?
- 3. **Make the common case fast.** We asked you to implement three cache models. A potential fourth cache model is a physically indexed, virtually tagged cache. Does this cache configuration make sense? Explain why or why not. Take timing issues in to account.
- 4. **Make the uncommon case correct.** Although our baseline test bench only behaves as if the simulated machine has a single process running, real machines almost always have more than one process at a time (Hmm... I wonder if the TA will test this case? Hmm...). For each cache model, explain what modifications are necessary to make the cache model work in the presence of multiple processes.
 - Uh-oh, it seems like one of the cache models may not always work in the presence of multiple processes. Which one, and why? Given a page size of 256 bytes and a cache size of 512 bytes write down the cache configurations that will work for this cache model.
- 5. You assume too much. We assumed that all memory accesses were aligned. Design a simple experiment to determine how many unaligned memory accesses occur in the PARSEC benchmarks. Does our assumption make sense? Can you explain the frequency of unaligned accesses?

Lab Grading:

10% - Submission compiles

20% - Submission passes public test bench 20% - Submission passes private test bench

50% - Quality of lab question responses.