
Projektiranje programabilnih SoC platformi

Predavanja FER, 2022.


- Potrebno je modificirati postavke ZYNQ7 procesora
 - Proslijediti I2C priključke iz PS u PL i spojiti sa kamerom
 - Moguće je koristiti AXI IIC IP i dodati u dizajn, ali kako procesor već ima dva I2C sučelja onda to nema smisla
 - Da bi kamera radila moramo joj dovesti takt od 20MHz
 - Procesor ima mogućnost generirati četiri različita takta. Jedan se već koristi za upravljanje sa AXI komponentama (FCLK_CLK0) i postavljen je na 100MHz

Dodavanje podrške za I2C



Dodavanje takta od 20MHz






- Nakon konfiguracije I2C i takta na komponenti ZYNQ7 pojavljuju se dva nova signala:
 - IIC_0
 - FCLK_CLK1
- Desnim klikom na priključak pojavljuje se meni u kojem treba odabrati "Make External"
- U prozoru Property ("External Port Property") možete promijeniti naziv priključka
- Potrebno je napraviti dvostruki klik na exportani priključak FCLK_CLK1 i postaviti da je frekvencija 20MHz

 Da bi Xilinx alati znali na koje fizičke priključke spojiti naše exportane priključke potrebno je dodati Constraints u kojem je definirano povezivanje:

```
set_property PACKAGE_PIN Y19 [get_ports XCLK]
set_property IOSTANDARD LVCMOS33 [get_ports XCLK]
set_property SLEW FAST [get_ports XCLK]
set_property OFFCHIP_TERM NONE [get_ports XCLK]
set_property PACKAGE_PIN T10 [get_ports IIC_0_scl_io]
set_property PACKAGE_PIN Y18 [get_ports IIC_0_sda_io]
set_property PULLUP true [get_ports IIC_0_sda_io]
set_property PULLUP true [get_ports IIC_0_scl_io]
set_property IOSTANDARD LVCMOS33 [get_ports IIC_0_scl_io]
set_property IOSTANDARD LVCMOS33 [get_ports IIC_0_scl_io]
```



- The "xiicps.h" header file is an implementation of IIC driver in the PS block.
- Za izvedbu i korištenje proučiti:
 - xiicps_polled_master_example
- Inicializacija:

```
/*
  * Initialize the IIC driver so that it's ready to use
  * Look up the configuration in the config table,
  * then initialize it.
  */
Config = XIicPs_LookupConfig(DeviceId);
if (NULL == Config) {
    return XST_FAILURE;
}

Status = XIicPs_CfgInitialize(&Iic, Config, Config->BaseAddress);
if (Status != XST_SUCCESS) {
    return XST_FAILURE;
}
```

iicps_v3_15

Projektiranje programabilnih SoC platformi

Pisanje:

```
Status = XIicPs_MasterSendPolled(&Iic, Buffer, 2, IIC_SLAVE_ADDR);
if (Status != XST_SUCCESS) return XST_FAILURE;
while (XIicPs_BusIsBusy(&Iic)) {/* NOP */}
```

• Čitanje

```
Status = XIicPs_MasterRecvPolled(&Iic, Buffer, 1, IIC_SLAVE_ADDR);
if (Status != XST_SUCCESS) return XST_FAILURE;
while (XIicPs_BusIsBusy(&Iic)) {/* NOP */}
```

```
Projektiranje programabilnih SoC platformi
```

Konfiguraciju kamera treba napraviti prema podatcima iz "camera_config.txt" koji se nalazi u repozitoriju

```
DIE #define REG_HAECCS
                                 0xa8
                                         /* Hist AEC/AGC control 5 */
                                        /* Hist AEC/AGC control 6 */
                   REG HAECC6
                                 0xa9
         #define
                   REG_HAECC7
                                 0xaa
                                       /* Hist AEC/AGC control 7 */
         #define
                   REG BD60MAX
                                0xab
                                        /* 60hz banding step limit */
         struct regval list {
             unsigned char reg_num;
             unsigned char value;
         };
         static struct regval list ov7670 default regs[] = {
             //{ REG_COM7, COM7_RESET },
          * Clock scale: 3 = 15fps
                         2 = 20 \text{fps}
                        1 = 30 fps
             //{ REG_CLKRC, 0x1F}, /* OV: clock scale (30 fps) */
             { REG_CLKRC, 0x01}, /* OV: clock scale (30 fps) */
             { REG_TSLB, 0x04 }, /* OV */
             { REG COM7, 0 }, /* VGA */
              * Set the hardware window. These values from OV don't entirely
              * make sense - hstop is less than hstart. But they work...
             { REG_HSTART, 0x13 }, { REG_HSTOP, 0x01 },
             { REG HREF, 0xb6 }, { REG VSTART, 0x02 },
             { REG_VSTOP, 0x7a }, { REG_VREF, 0x0a },
                                { REG_COM14, 0 },
             { REG COM3, 0 }.
             /* Mystery scaling numbers */
             { 0x70, 0x3a }, { 0x71, 0x35 },
             \{ 0x72, 0x11 \},
                              { 0x73, 0xf0 },
             { 0xa2, 0x02 },
                                { REG_COM10, 0x0 },
             /* Gamma curve values */
                              { 0x7b, 0x10 },
             { 0x7a, 0x20 },
               0x7c, 0x1e },
                              { 0x7d, 0x35 },
                              { 0x7f, 0x69 },
               0x7e, 0x5a },
               0x80, 0x76 },
                              { 0x81, 0x80 },
               0x82, 0x88 },
                                  0x83, 0x8f },
               0x84, 0x96 },
                                   0x85, 0xa3 },
```

Spajanje kamere na AXI stream

Projektiranje programabilnih SoC platformi

- Potrebno je prilagoditi ZV-Port sučelje na AXI stream sučelje
- Za spajanje koristimo gotovo rješenje koje se može naći na internetu a autori su:

```
• -----
```

- -- Authors: Mike Field <hamster@snap.net.nz>
- -- Lauir Vosandi < lauri.vosandi@gmail.com>
- -----

```
entity ov7670_axi_stream_capture is
   port (
       pclk
                       : in std logic;
                       : in std logic;
       vsync
       href
                       : in std logic;
      d
                       : in std logic vector (7 downto 0);
      m axis tvalid : out std logic;
      m axis tready : in std logic;
      m axis tlast : out std logic;
      m_axis_tdata : out std logic vector ( 31 downto 0 );
      m_axis_tuser
                       : out std logic;
       aclk
                       : out std logic
   );
end ov7670 axi stream capture;
```

Pogledajmo rješenje