



Encoding Type for Enum are native, binarySequencial, binaryOneHot

	Literal
Bool(boolean)	val myBool = Bool(4 < 2)
True, False	val myBool = True
B/U/S(value:Int[,x bits])	val myUInt = U(13, 32 bits)
B/U/S"[[size']base]value"	val myBits = B "8'hA3" // h,d,b,x,o
B/U/S"binaryNumber"	val myBits = B"0110"
M"binaryNumber"	val itMatch = myBits === M"0010"

	Assignment
x := y	VHDL, Verilog <=
x <> y	uartCtrl.io.uart <> io.uart //Automatic connection
x \= y	VHDL :=, Verilog =
x.assignFromBits(Bits)	Can be used to assign enum to Bits
v assignFromRits(Rits his	Int lo:Int) x assignFrom(Rits_offset:Int_bitCount:RitCount)

	Kang
myBits(7 downto 0) //8 bits	myBits(0 to 5) //6 bits
myBits(0 until 5) //5 bits	myBits(5) //bit 5
myUInt := (default -> true)	myUInt := (myUInt.range -> true)
myUInt := (3 -> true, default -> false)	myUInt := ((3 downto 1) -> true, default -> false)

val myRool =	mvI IInt ===	II(default	-> true

	Register
val r = Reg(DataType)	val r = RegInit(U"010")
val r = RegNext(signal)	val r = RegNextWhen(signal,cond)

Function: .set(), .clear(), .setWhen(cond), .clearWhen(cond), .init(value), .randBoot()

Conditional
<pre>switch(x){ is(value1){ //when x === value1 } is(value2){ // when x === value2 } default{ //default code } }</pre>
val res = Mux(cond,whenTrue,whenFalse)
myBits := Select(cond1 -> value1, cond2 -> value2, default -> value3) Assertion

assert(
assertion = cond1,	
message = "My message",	
severity = ERROR // WARNING, NOTE, FAILURE	
)	

,	Units
Hz, kHz, MHz, GHz, THz	val freq:BigDecimal = 1 kHz
fs, ps, ns, us, ms, s, mn, hr	val time:BigDecimal = 2 ms
Bytes, kB, MB, GB, TB	val size:BigInt = 4MB
bits, bit	val myBits:BitCount = 3 bits
exp	val myExp:ExpNumber = 5 exp
pos	val myPos:PosCount = 2 pos

									Oı	erator
	!x	x + y x - y x * y	x < y x > y x <= y x >= y	x =\= y x === y	x >> y x << y	x^y x y x&y	~x	x && y x y	x ## y	x @@ y
Bool	V			V		V		V	V	
SInt/UInt		V	V	V						~
Bits				~	~	~	V		~	
Bits SInt UInt			orR, .aı					x(offset,w o(Boolean		
Bool:		.set, .c	lear, .rise	e[(init)], .f	fall[(init)], .setWl	hen(cond), .cle	arWhen	(cond)

-	,	in/out, master/slave
out Bool, i	n/out Bits/UInt/SIntf(x bits)L in/out(T)	/ Create input/output

in/ou master/slave Stream/Flow[T], master/slave(T) // Provide by the spinal.lib

.rotateLeft(y:UInt)

	Duna
case class RGB(width:Int) extends Bundle{	val io = new Bundle{
val red, green, blue = UInt(width bits)	val a = in Bits(32 bits)
def isBlack = red === 0 & green === 0 & blue === 0	val b = in(MyType)
}	val c = out UInt(32 bits)
	}
class Bus(val config: BusConfig) extends Bundle {	

class bus(vai coning: busConing) extends bundle {
val addr = UInt(config.addrWidth bits)
val dataWr, dataRd = Bits(config.dataWidth bits)
val cs,rw = Bool
<pre>def asMaster(): this.type = {</pre>
out(addr, dataWr, cs, rw)
in(dataRd)
}
def asSlave(): this.type = this.asMaster().flip() //Flip reverse all in out
}
val io = new Bundle{
val masterBus = Bus(BusConfig).asMaster()
val slaveBus = Bus(BusConfig).asSlave()

!! Thanks to the Lib this code can be written different (cf master/slave interface on Lib

Component	Area
class AndGate(width : Int) extend Component{	val myCounter = new Area{
val io = new Bundle{	val tick = Bool
val value = out Bits(width bits)	
val in1,in2 = in Bits(width bits)	}
}	io.output := myCounter.tick
io.value := io.in1 & io.in2	
}	
	ClockDomain

clockEnableActiveLevel = LOW // HIGH

Clock Domain	val myCD = ClockDomain(ioClock,ioReset, myConfig)
	val coreArea = new ClockingArea(myCD){
Area	val myReg = Reg(UInt(32 bits)) //Reg clocked with ioClock

External Clock val myCD = ClockDomain.external("myClockName") ClockDomain.current.frequency.getValue//Return frequency of the clock domain

	Fixed Point
UFix/SFix(peak, resolution)	val q1= SFix(8 exp, -2 exp)
UFix/SFix(peak, width)	val q0 = SFix(8 exp,11 bits)
Operator :	
sub, add, multiplication	x+y, x-y, x*y
shift	x< <y, x="">>y, x>ly, x<ly< td=""></ly<></y,>
Comparaison	x>y, x <y, x="">=y, x<=y</y,>
Cast: myUFix.toUInt, mySFix.toS	Int, myUInt.toUFix, mySInt.toSFix
Function: .maxValue, .minValue,	resolution

```
BlackBox
                                                                                     Cast
class CurstomRam(_wordWidth: Int) extends BlackBox {
                                                       myBool.asBits/asUInt/asSInt
  val generic = new Generic {
                                                       myBits.asBool/asUInt/asSInt
     val wordWidth = _wordWidth
                                                       myUInt.asBool/asBits/asSInt
                                                       mySInt.asBool/asBits/asUInt
  val io = new Bundle {
    val clk = in Bool
     val wr = new Bundle {
       val en = in Bool
                                                                             Attribute
                                                       addAttribute(name)
  mapClockDomain(clock=io.clk)
                                                       addAttribute(name.value)
val ram = new CurstomRam(16) //Use as a component
```

	RAM
Declaration	val myRAM = Mem(type,size:Int) // RAM val myROM = Mem(type,initialContent : Array[Data]) // ROM
Write access	mem(address) := data mem.write(address, data, [mask])
Read access	myOutput := mem(x) mem.readAsync(address,[readUnderWrite]) mem.readSync(address,[enable],[readUnderWrite], [clockCrossing])
BlackBoxing	mem.generateAsBlackBox() //Explicitly set a memory to be a blackBox def main(args: Array[String]) { SpinalConfig() addStandardMemBlackboxing(blackboxAll) //Option: blackboxAll, //blackboxAllWhatsYouCan, blackboxAll) // (blackboxOnlyIRequested // blackboxOnlyIRequested .generateVhdl(new TopLevel) }
JT I J XV:4	Janet Carra and J Elizat annity Elizat

	.generateVhdl(new TopLevel)	
	}	
readUnderWrite	dontCare, readFirst, writeFirst	
Technology	mem.setTechnology(auto) // auto, ramBlock, distributedLut, registerFile	
Mixed width RAM	mem.writeMixedWidth(address, data, [readUnderWrite]) mem.readAsyncMixedWidth(address, data, [readUnderWrite]) mem.readSyncMixedWidth(address, data, [enable], [readUnderWrite], [clockCrossing]) mem.readWriteSyncMixedWidth(address, data, enable, write, [mask], [readUnderWrite], [crossClock])	

SpinalVhdl(new MyTopLevel()) // Generate VHDL file

SpinalVerilog(new MyTopLevel()) // Generate Verilog file

SpinalConfig: mode, debug, defaultConfigForClockDomains, onlyStdLogicVectorAtTopLevelIo, default Clock Domain Frequency, target Directory, dump Wave, global Prefix, device, gen VhdlPkg,phasesInserters, transformationPhases, memBlackBoxers

SpinalConfig(

mode = Verilog, // VHDL

targetDirectory="temp/myDesign",

defaultConfigForClockDomains = ClockDomainConfig(clockEdge=RISING, resetKind=ASYNC), defaultClockDomainFrequency = FixedFrequency(50 MHz),

OnlyStdLogicVectorAtTopLevelIo = true

).generate(new myComponent())

SpinalConfig(dumpWave = DumpWaveConfig(depth = 0)).generateVhdl(new MyComp()) //Gen wave

SpinalConfig(globalPrefix="myPrefix_").generateVerilog(new MyTopLevel()) // Add a prefix to the package

SpinalVhdl(new myTopLevel()).printPruned() // Print all signals not used

def main(args: Array[String]): Unit = {

 $SpinalConfig.shell(args)(\underset{}{new}\;UartCtrl())\://\:Config\;from\;shell$ // Option : --vhdl, --verilog, -o, --targetDirectory

Template

HDL Generation

```
import spinal.core._ // import the core
class MyTopLevel() extends Component { //Create a Component
  val io = new Bundle {
     val c = out Bool
  io.c := io.a & io.b
object MyMain {
 def main(args: Array[String]) {
     SpinalVhdl(new MyTopLevel()) //Generate a VHDL file
```

Func // Function to multiply an UInt by a scala Float value.	
Cat(x : Data*)	Concatenate all arguments
roundUp(that : BigInt, by : BigInt)	Return the first by multiply from that (included)
isPow2(x : BigInt)	Return true if x is a power of two
log2Up(x : BigInt)	Number of bit needed to represent x

```
def coef(value : UInt,by : Float ) : UInt = (value * U((255*by).toInt,8 bits) >> 8)
def clear(): Unit = counter := 0 // Clear the register counter
def sinus(size:Int, res:BitCount) = {
  (0 \text{ to size}).\text{map } (i \Rightarrow U((\text{Math.sin}(i)+1) * \text{Math.pow}(2,\text{res.value})/2).\text{toInt})
val mySinus = Mem(UInt(16 bits), sinus(1024, 16 bits)) // memory init with a sinus
```