

Scala in short

- General purpose programming language
- Paradigms
 - Imperative
 - Object oriented
 - Functional
 - Statistically typed
- Executed on the top of the JVM

Hello world

```
package myProject

object MyScalaProgram{
  def main(args: Array[String]) {
     println("Hello world")
  }
}
```

val and var

```
package myProject

object MyScalaProgram{
  def main(args: Array[String]) {
    var message : String = null;
    message = "Hello world"
    println(message)
}
```

```
package myProject

object MyScalaProgram{
   def main(args: Array[String]) {
     val message = "Hello world";
     println(message)
   }
}
```

SpinalHDL is a Scala library

```
import spinal.core._

class MyToplevel() extends Component {
    //...
}


object GenerateToplevel{
    def main(args: Array[String]) {
        SpinalVerilog(new MyToplevel())
    }
}
```

SpinalHDL package structure

- spinal.core._
 - Bool, Bits, Ulnt, SInt, Component, Area, ...
- spinal.core.sim._
- spinal.lib._
 - Stream
 - bus
 - com

SpinalHDL register your actions at Scala runtime

```
import spinal.core._
class MyToplevel() extends Component {
  val a, b = in Bool()
  val result = out Bool()
  result := a && b
object GenerateToplevel{
  def main(args: Array[String]) {
    SpinalVerilog(new MyToplevel())
```



A lot of it is makeup

```
class MyToplevel() extends Component {
  val a, b = in Bool()
  val result = out Bool()
  result := a && b
      MyToplevel
                        result
```

```
class MyToplevel3() extends Component {
  val in1, in2 = new Bool()
  in1.setName("a")
  in2.setName("b")
  in1.asInput()
  in2.asInput()
  val out1 = new Bool()
  out1.setName("a")
  out1.asOutput()
  out1.assignFrom(in1 && in2)
```

Scala control blocks

```
object MyScalaProgram{
  def main(args: Array[String]) {
    val message = "Hello world";
    if(message.contains("Hello")){
       println("all good")
    } else {
       println("Order 66")
```

Scala runtime do the hardware elaboration

```
class MyToplevel(doOr : Boolean) extends Component {
  val a, b = in Bool()
  val result = out Bool()
  if(doOr){ // This is a Scala if, not a SpinalHDL one
                                                                     module MyToplevel (
    result := a || b
                                                                      input
                                                                                    a,
  } else {
                                                                      input
                                                                                    b.
    result := a && b
                                                                      output
                                                                                    result
                                                                       assign result = (a \mid\mid b);
object GenerateToplevel{
  def main(args: Array[String]) {
                                                                     endmodule
    SpinalVerilog(new MyToplevel(doOr = true))
```

Scala runtime do the hardware elaboration

```
class MyToplevel() extends Component {
  val a,b,c,d = \text{in UInt(8 bits)}
  val result = out UInt(8 bits)
  val inputs = List(a,b,c,d) // Scala list
  var accumulate = U(0, 8 bits)
  for(idx <- 0 to inputs.size-1){</pre>
     accumulate = accumulate + inputs(idx)
     accumulate.setName(s"accumulate $idx")
  result := accumulate
```

```
module MyToplevel (
          [7:0]
  input
          [7:0]
                b.
  input
          [7:0]
  input
  input
          [7:0] d,
  output [7:0] result
                accumulate;
  wire
          [7:0]
          [7:0]
               accumulate 0;
  wire
  wire
          [7:0]
                accumulate 1;
                accumulate 2;
  wire
          [7:0]
  wire
          [7:0]
                accumulate 3;
  assign accumulate = 8'h0;
  assign accumulate_0 = (accumulate + a);
  assign accumulate 1 = (accumulate 0 + b);
  assign accumulate_2 = (accumulate_1 + c);
  assign accumulate 3 = (accumulate 2 + d);
  assign result = accumulate 3;
```

Scala runtime do the hardware elaboration

```
class MyToplevel() extends Component {
  val a,b,c = in Bool()
  val result = out Bool()
  def bufferThenOr(that : Bool) = {
    val reg = RegNext(that)
    when(reg){
       result := True
  result := False
  bufferThenOr(a)
  bufferThenOr(b)
  bufferThenOr(c)
```

```
module MyToplevel (
 input
              a.
 input
               b,
 input
                 result.
 output reg
               clk,
 input
input
              reset
              a regNext;
 reg
              b regNext;
 req
              c regNext;
 reg
```

```
always @ (*) begin
 result = 1'b0;
 if(a_regNext)begin
  result = 1'b1;
 end
 if(b_regNext)begin
  result = 1'b1;
 end
 if(c_regNext)begin
  result = 1'b1;
 end
end
always @ (posedge clk) begin
 a regNext <= a;
 b regNext <= b;</pre>
 c regNext <= c;
end
```

How to preserve signal names

```
class MyToplevel() extends Component {
  val a = Bool() //a.setName("a")
  val logic1 = new Area{
    val tmp = Bool() // tmp.setCompositeName(this, "tmp")
                                                                module MyToplevel (
                      // logic1.setName("logic1")
  def func1() = {
                                                                  wire
                                                                               a;
    val tmp = Bool()
                     //Nothing
                                                                               logic1_tmp;
                                                                  wire
                                                                               logic2_tmp;
                                                                  wire
  def func2() = new Area {
    val tmp = Bool() // tmp.setCompositeName(this, "tmp")
                                                                 endmodule
  val logic2 = func2() // logic2.setName("logic2")
```

Function syntax (all func are the same)

```
def func(x : Int, y : Int) : Int = {
 val result = x + y
 return result
def func(x : Int, y : Int) = { //Return type can by inferred
 val result = x + y
 result //Last statement of the block is used as return value implicitly
def func(x : Int, y : Int) = {
 X + Y
def func(x : Int, y : Int) = x + y
```

SBT

- Meaning : Scala Build Tool
- Kind of Makefile/CMAKE but for Scala
- Command example
 - clean
 - compile
 - runMain myPackage.MyMain
 - testOnly myPackage.MyTestUnit
- How to run a command
 - cd project_root
 - sbt #Wait to console to load, then type the command
 - sbt [command]*

SBT root file (build.sbt)

```
name := "SpinalTemplateSbt"
version := "1.0"
scalaVersion := "2.11.12"
val spinalVersion = "1.4.3"

libraryDependencies ++= Seq(
    "com.github.spinalhdl" % "spinalhdl-core_2.11" % spinalVersion,
    "com.github.spinalhdl" % "spinalhdl-lib_2.11" % spinalVersion,
    compilerPlugin("com.github.spinalhdl" % "spinalhdl-idsl-plugin_2.11" % spinalVersion)
)

fork := true
```

SBT

- Meaning : Scala Build Tool
- Kind of Makefile/CMAKE but for Scala
- Command example
 - clean
 - compile
 - run-main myPackage.MyMain
- How to run a command
 - cd project_root
 - sbt #Wait to console to load, then type the command
 - sbt [command]*

SBT

- Meaning : Scala Build Tool
- Kind of Makefile/CMAKE but for Scala
- Command example
 - clean
 - compile
 - run-main myPackage.MyMain
- How to run a command
 - cd project_root
 - sbt #Wait to console to load, then type the command
 - sbt [command]*