Spinal CheatSheet - Lib

counter := counter + 1



F 4 C	Y1 1 1 1	Stream	DI (' I I)	D1 : 16 11	HE CEL CL
Interface	valid, ready, payload val myStream = Stream(T)		Delay(singal, cycle)	Delay a signal of x clock	
Example	val myStream = master/slave Stream(T)		toGray(x:UInt)	Return the gray value	fromGray(x : Bits)
Connection lave << master		toGray(x:UInt)	Return the gray value	fromGray(x : Bits)	
master >> slave	>> slave Connect the slave to the master stream		Reverse(T)	Flip all bits	Endianness(T,[base])
s <-< m m >-> s	Connect with a register stage (1 lactency)		OHToUInt(Seq[Bool]/BitVector)	Index of the single bit	CountOne(Seq[Bool]/Bit
s < m<br m >/> s	Connect with a register stage + mux(0 latency)		MajorityVote(Seq[Bool]/BitVecto	r) True if nuber bit set is <	BufferCC(T)
s <-/< m m >-/> s	bandwith divided by 2		LatencyAnalysis(Node*)	Return the shortest path	Counter(BigInt)
Function		When(cond), .queue(size:Int), .fire, .isStall			Bu
StreamFifo	val myFifo = StreamFifo(dataType=Bits(8 bits), depth=128) // .push, .pop, .flush, .occupancy		C	Bus Slave Factory	Bus Slave Factory Res
StreamFifoCC	val myFifo = StreamFifoCC(dataType=Bits(8 bits), depth=128, pushClock=clockA, popClock=clockB)		(Bi	ShveFactoryDelayed Usage	Bus Slave FactoryOnRe
StreamCCByToggle	CByToggle val bridge = StreamCCByToggle(dataType=Bits(8 bits), inputClock=clockA, outputClock=clockB)		Apb3SlaveFacte AvalonMMS		Bus Slave FactoryNonSto
StreamArbiter StreamFork StreamDispatcher Sequencial StreamMux StreamDemux StreamJoin, translateWith Interface Example Connection Function	val arbitredABC = StreamArbiterFactoryarbitration.lock .onArgs(Seq)Eream[T][*) Arbitration: lowerFirst, roundRobin, sequentialOrder Lock: noLock, transactionLock, fragmentLock val arbitredDEF = StreamArbiterFactory.lowerFirst.noLock.onArgs(streamA, streamB, streamC) val fork = new StreamFork(T, 2) fork.io.input < <iinput :lnt)="" <<="" connect="" demux="StreamDemux(T," demux.io.input,="" demux.io.output="" demux.io.select,="" dispatchedstreams="StreamDispatcherSequencial(input=inputStream," fork="" fork.io.outputs(0)="" get="" input="" o="" outputcount="3)" outstream="StreamMux(UInt," portcount="" seq[stream[t]]="" stream="" td="" the="" val="" vec[stream[t]])="" writeonievent="StreamJoin.arg(bus.writeCmd.bus.writeData)" writersp=""> val writeRsp <<</iinput>		BusSlaveFactory (Base Functions): busDataWidth, read(that.address.bitOffset), write(that.address.bitOffset), onWrite(a onRead(address)doThat), nonStopWrite(that.bitOffset) BusSlaveFactory (Derived Functions): readAndWrite(that.address.bitOffset), readMultiWord(that.address), writeMultiWord.createWriteOnly(dataType.address.bitOffset), createReadWrite(dataType.address.bitOffset), createReadWrite(dataType.address.bitOffset), drive(that.address.bitOffset), drive(hat.address.bitOffset), drive(hat.address.bitOffse		
Example val n val n Function .first, val sm = new StateM always{		Fragment[T]) gment[T]) st.,insertHeader(T) State machine val sm = new StateMachine { // Style B val sS1 = new State with EntryPoint	{ val addr = UInt(config.addrWic val dataWr, dataRd = Bits(confi val cs.rw = Bool def asMaster(): this.type = { master(addr, dataWr, cs.rw) slave(dataRd) // Slave drive } }	hth bits) ig.dataWidth bits) // Master drive these signals	val masterBus = master(Bus(BusCo val slaveBus = s }
when(cond) { g		val sS2 = new State always{	}		U
onEntry { whenIsActive{ onExit {} } val sS2:State=new whenIsActive{ } } Delay : val sDelay : Inner SM : val state Parallel SM : val state Parallel SM : val state val counter = Reg val state3: State = onEntry (count whenIsActive i	v State{ goto(sSx) } State = new StateDelay(40 C = new StateFam(fsm=in tteD = new StateParallelFs to(stateE) } } ew StateMachine { // Inter (UIL(18 bits)) init (0) enew State with EntryPoin new State { er := 0)	when(cond) { goto (sS1) } } sS1 .onEntry() .whenIsActive{ goto (sS2) } .onExit() sS2 .whenIsActive{ goto(sSx) } } }) { whenCompleted[goto(stateH)) } ernalFsm()) { whenCompleted[goto(stateD) } m (internalFsmA(), internalFsmB()){ rnal SM t { whenIsActive { goto(stateB) } }	val uarCtrl = new UarCtrl() uarCtrl: o.omfg.setCockDivide uarCtrl: o.omfg.frame.dataLeng uarCtrl: o.omfg.frame.pariy := ! uarCtrl: o.omfg.frame.pariy := ! uarCtrl: o.omfg.frame.stop := U. uarCtrl: o.omfg.frame.stop := U.	th := 7 // 8 bits UartParityType.NONE // NO	NE, EVEN, ODD WO

```
Utils
, init]) Shit register
         Return the UInt
         value
         Return the UInt
value
         Big-Endian <->
Littre-Endian
/BitVector) Number of bits
         Buffer clock
         domain
         Counter
Bus Slave Factory
ryRead

ryWrite

OnRead

yRead

sStopWrite
 e(address)(doThat),
 ord(that,address),
,bitOffset),
omponent{
 toStream >->
lress = 12, validBitOffset =
ter/Slave interface
Config))
= slave(Bus(BusConfig))
 UART Controller
```