



# SpinalHDL

An alternative hardware description language

### The Digital hardware flow



#### Issue



- The digital hardware description is done by using VHDL or Verilog
  - They are relatively low level
  - They are very verbose
  - They were not designed for this purpose

#### Solution Idea

- Using an intermediate hardware description language which
  - Generates VHDL/Verilog
  - Is dedicated for this purpose
  - Introduces new description paradigms
  - Is free and open source

### SpinalHDL introduction


- Open source , started in december 2014
- Focus on RTL description
- Thinked to be interoperable with existing tools
  - It generates VHDL/Verilog files
  - Existing IPs can be integrated as blackboxes
- Abstraction level :
  - You can design things similarly to VHDL/Verilog
  - If you want to, you can use many abstraction utilities and also define new ones

## Dedicated syntax

VHDL

=> 30 lines

```
val mySignal
                          = Bool
val myRegister
                           = Reg(UInt(4 bits))
val myRegisterWithReset = Reg(UInt(4 bits)) init(0)
mySignal := False
when(cond) {
                                                                   cond '
  mySignal
                       := True
  myRegister
                        := myRegister + 1
  myRegisterWithReset := myRegisterWithReset + 1
                                                                   cond
                                                                   reset
SpinalHDL => 10 lines
```



### Interface support

```
signal axiBus aw valid : std logic;
signal axiBus aw ready : std logic;
signal axiBus aw addr : unsigned(31 downto 0);
signal axiBus aw id : unsigned(3 downto 0);
signal axiBus aw region : std logic vector(3 downto 0);
signal axiBus aw len : unsigned(7 downto 0);
signal axiBus aw size : unsigned(2 downto 0);
signal axiBus aw burst : std logic vector(1 downto 0);
signal axiBus aw lock : std logic vector(0 downto 0);
signal axiBus aw cache : std logic vector(3 downto 0);
signal axiBus aw gos : std logic vector(3 downto 0);
signal axiBus aw prot : std logic vector(2 downto 0);
signal axiBus w valid : std logic;
signal axiBus w ready : std logic;
signal axiBus w data : std logic vector(31 downto 0);
signal axiBus w strb : std logic vector(3 downto 0);
signal axiBus w last : std logic;
signal axiBus b valid : std logic;
signal axiBus b ready : std logic;
signal axiBus b id : unsigned(3 downto 0);
signal axiBus b resp : std logic vector(1 downto 0);
signal axiBus ar valid : std logic;
signal axiBus ar ready : std logic;
signal axiBus ar addr : unsigned(31 downto 0);
signal axiBus ar id : unsigned(3 downto 0);
signal axiBus ar region : std logic vector(3 downto 0);
signal axiBus ar len : unsigned(7 downto 0);
signal axiBus ar size : unsigned(2 downto 0);
signal axiBus ar burst : std logic vector(1 downto 0);
signal axiBus ar lock : std logic vector(0 downto 0);
signal axiBus ar cache : std logic vector(3 downto 0);
signal axiBus ar gos : std logic vector(3 downto 0);
signal axiBus ar prot : std logic vector(2 downto 0);
signal axiBus r valid : std logic;
signal axiBus r ready : std logic;
signal axiBus r data : std logic vector(31 downto 0);
signal axiBus r id : unsigned(3 downto 0);
signal axiBus r resp : std logic vector(1 downto 0);
signal axiBus r last : std logic;
```

#### Other features

- A proper support of
  - Design parameterization
  - Functions definition
- Many integrated checks
  - No latch
  - No combinatorial loops
  - No unwanted clock domain crossing
- And also
  - Object Oriented programming
  - Functional programming
  - Possibility to define new abstraction level
  - Meta-hardware description capabilities
  - Free IDE to make things easier

### The technology

- SpinalHDL is an internal DSL (Domain Specific Language)
- Advantages
  - All feature the host language are inherited
  - All tools the host language are inherited
  - It makes the SpinalHDL compiler simpler
- Scala as host programming language
  - Flexible enough to have a natural syntax



- How it works
  - You compile and run your SpinalHDL hardware description
  - Each usage of SpinalHDL syntax contribute to build a netlist
  - Then this netlist go through some transformation and checks
  - Finally it is flushed into a VHDL or a Verilog file

#### Our buisness model

- No fees to use the language
  - No licence
  - No royalties
- We provide the commercial support
  - Presentation
  - Training
  - Consulting

#### Some links

- Completely open source :
  - https://github.com/SpinalHDL/SpinalHDL



- Online documentation:
  - https://spinalhdl.github.io/SpinalDoc/
- Ready to use base project :
  - https://github.com/SpinalHDL/SpinalBaseProject
- Communication channels:
  - spinalhdl@gmail.com
  - https://gitter.im/SpinalHDL/SpinalHDL
  - https://github.com/SpinalHDL/SpinalHDL/issues