
SpinalHDL CheatSheet - Core

Basic Types



Literals

Bool(boolean)	val myBool = Bool(4 < 2)
True, False	val myBool = True
B/U/S(value:Int[,x bits])	val myUInt = U(13, 32 bits)
B/U/S"[[size']base]value"	val myBits = B"8'hA3" // h,d,b,x,o
B/U/S"binaryNumber"	val myBits = B"0110"
M"binaryNumber"	val itMatch = myBits === M"0010"

Register

val r = Reg(DataType)	val r = Reg(DataType) init(0)
val r = RegNext(signal)	val r = RegNextWhen(signal,cond)
val r = RegInit(U"010")	

Assignements

x := y	VHDL, Verilog <=
x <> y	uartCtrl.io.uart <> io.uart //Automatic connection
x \= y	VHDL :=, Verilog =

Cast

asBits / asUInt / asSInt / asBool

x.assignFromBits(y: Bits) Can be used to assign a Bits into something else.

sometiming els

x.assignFromBits(y: Bits,hi:Int,lo:Int)

x.assignFromBits(y: Bits, offset:Int, bitCount:BitCount)

Range

myBits(7 downto 0) //8 bits	myBits(0 to 5) //6 bits	
myBits(0 until 5) // 5 bits	myBits(5) //bit 5	
myUInt := (default -> true)	myUInt := (myUInt.range -> true)	
myUInt := (3 -> true, default -> false)	myUInt := ((3 downto 1) -> true, default -> false)	
val myBool = myUInt === U(myUInt.range -> true)		

Units

Hz, kHz, MHz, GHz, THz	val freq:BigDecimal = 1 kHz
fs, ps, ns, us, ms, s, mn, hr	val time:BigDecimal = 2 ms
Bytes, kB, MB, GB, TB	val size:BigInt = 4MB
bits, bit	val myBits:BitCount = 3 bits

Conditional / Mux

myBits.mux(0 -> (io.src0 & io.src1),	when(cond1){ }.elsewhen(cond2){	switch(x){ is(value1){
1 -> (io.src0 io.src1), default -> (io.src0))	}.otherwise{	} is(value2){
cond ? whenTrue whenFalse	Select(cond1 -> value1,	} default{
Mux(cond,whenTrue,whenFalse)	cond2 -> value2, default -> value3)	}

Basetype Operators

	x + y x - y x * y	x < y x > y x <= y x >= y	X === y x =/= y	X >> y x << y	X & y x y x ^ y	X && y x y	!x	~x	##
Bool			٧		٧	٧	٧	٧	٧
Bits			٧	٧	٧			٧	٧
Sint/UInt	٧	٧	٧	٧	٧			٧	٧
(## for concatenation)									

Basetype Functions

```
Bool .set, .clear, .rise, .fall, .setWhen(cond), .clearWhen(cond)

Bits resize(y:Int), .resized, .range, .high, x(hi,lo), x(offset,width bits), x(index), .msb, .lsb, xorR, .orR, .andR, .clearAll, Ulnt .setAll, .setAllTo(Boolean), setAllTo(Bool)
```

Bundle

```
case class RGB(width:Int) extends Bundle{ val io = new Bundle{
val red, green, blue = UInt(width bits)
                                            val a = in Bits(32 bits)
                                            val b = in(Rgb(config))
def isBlack =
  red === 0 & green === 0 & blue === 0
                                            val c = out UInt(8 bits)
class Bus(val config: BusConfig) extends Bundle with IMasterSlave{
val addr = UInt(config.addrWidth bits)
val dataWr, dataRd = Bits(config.dataWidth bits)
val cs,rw = Bool
 def asMaster(): Unit = {
 out(addr, dataWr, cs, rw)
  in(dataRd)
val io = new Bundle{
val masterBus = master(Bus(BusConfig))
val slaveBus = slave(Bus(BusConfig))
```

Component

```
class AndGate(width : Int) extend Component{
  val io = new Bundle{
   val value = out Bits(width bits)
  val in1,in2 = in Bits(width bits)
}
io.value := io.in1 & io.in2
}
```

Directions

in/out(T)	in/out Bool/Bits/UInt/SInt(x bits)
master/slave(T)	master/slave Stream/Flow(T)

Area

```
val myCounter = new Area{
  val tick = Bool
  ...
}
io.output := myCounter.tick
```

ClockDomain

```
val myConfig = ClockDomainConfig(
                clockEdge = RISING,
                                            // FALLING
                resetKind = ASYNC,
                                            // SYNC, BOOT
Configuration
                resetActiveLevel = LOW,
                                            // HIGH
                softResetActiveLevel = LOW, // HIGH
                clockEnableActiveLevel = LOW // HIGH
Clock Domain
               val myCD = ClockDomain(ioClock,ioReset, config)
               val coreArea = new ClockingArea(myCD){
                val myReg = Reg(UInt(32 bits)) // myCD clocked
Area
External Clock val myCD = ClockDomain.external("clockName")
```

RAM

Declaration	val myRAM = Mem(type,size:Int) val myROM = Mem(type,initialContent : Array[Data])
Write	mem(address) := data mem.write(address, data, [mask])
Read	myOutput := mem(x) // Asyncronous read mem.readAsync(address,[readUnderWrite]) mem.readSync(address,[enable],[readUnderWrite])
Read/Write	mem.readWriteSync(address,data,enable,write)

ClockDomain.current // Get the current clock domain

HDL Generation

SpinalVhdl(new MyTopLevel())	SpinalVerilog(new MyTopLevel())
SpinalConfig(mode = Verilog, // VHDL targetDirectory="temp/myDesig).generate(new myComponent())	n",
val report = SpinalVhdl(new myTo report.printPruned()	ppLevel())

Template

```
import spinal.core._// import the core
class MyTopLevel() extends Component { //Define a Component
  val io = new Bundle {
    val a,b = in Bool
    val c = out Bool
  }
    io.c := io.a & io.b
}
object MyMain {
    def main(args: Array[String]) {
        SpinalVhdl(new MyTopLevel()) //Generate a VHDL file
    }
}
```

Utils

log2Up(x : BigInt)	Number of bit needed to represent x	
isPow2(x : BigInt)	Return true if x is a power of two	

Function

Assertion

```
assert(
assertion = cond,
message = "My message",
severity = ERROR //WARNING, NOTE, FAILURE
```