


SpinalHDL introduction


- Open source, started in December 2014
- Focus on RTL description
- Compatible with EDA tools
 - It generates simples VHDL/Verilog files (as an output netlist)
 - It can integrate VHDL/Verilog IP as blackbox
- Paradigms :
 - RTL description without behing event driven
 - Embedded into a general purpose programming language
 - General purpose programming paradigm used as an RTL elaboration tool




Notice

- Learning a new language is hard
- Another language paradigm also mean
 - another syntax layout
 - another coding style
 - another coding guidelines

SpinalHDL basics




A timer implementation



```
class Timer(width : Int) extends Component{
  val io = new Bundle{
    val tick = in Bool()
    val clear = in Bool()
    val limit = in UInt(width bits)
    val full = out Bool()
  val counter = Reg(UInt(width bits))
  when(io.tick && !io.full){
     counter := counter + 1
  when(io.clear){
     counter := 0
  io.full := counter === io.limit
```

Having a Hand-shake bus of color and wanting to queue it?





In standard VHDL-2002

```
source -
                                                         sink
                               → push
                                                pop
fifo inst: entity work.Fifo
  generic map (
    depth
                   => 16,
    payload_width => 16
  port map (
    clk => clk,
    reset => reset.
    push valid => source valid,
    push ready => source ready,
    push payload(4 downto 0) => source payload r,
    push payload(10 downto 5) => source payload g,
    push payload(15 downto 11) => source payload b,
    pop valid => sink valid,
    pop ready => sink ready,
    pop_payload(4 downto 0) => sink_payload_r,
    pop_payload(10 downto 5) => sink_payload_g,
    pop payload(15 downto 11) => sink payload b
```

FIFO

```
signal source_valid : std_logic;
signal source ready: std logic;
signal source r
                    : unsigned(4 downto 0);
signal source q
                    : unsigned(5 downto 0);
signal source_b
                    : unsigned(4 downto 0);
signal sink valid : std logic;
signal sink ready: std logic;
                 : unsigned(4 downto 0);
signal sink r
                 : unsigned(5 downto 0);
signal sink g
                 : unsigned(4 downto 0);
signal sink b
```

SpinalHDL

```
case class RGB(rw: Int, gw: Int, bw: Int) extends Bundle{
val r = UInt(rw bits)
val g = UInt(gw bits)
val b = UInt(bw bits)
}

Arbitration 

Arbitration 

Fayload 

Payload 

Payload 


Gready: Bool ready: Bool
```

```
val source, sink = Stream(RGB(5,6,5))
val fifo = StreamFifo(
    dataType = RGB(5,6,5),
    depth = 16
)
fifo.io.push << source
fifo.io.pop >> sink
```



Queuing in SpinalHDL


```
val source, sink =
Stream(RGB(5,6,5))
val fifo = StreamFifo(
  dataType = RGB(5,6,5),
  depth = 16
fifo.io.push << source
fifo.io.pop >> sink
val source, sink = Stream(RGB(5,6,5))
source.queue(16) >> sink
```






Abstract arbitration

```
val source = Stream(RGB(5,6,5))
val sink = source.throwWhen(source.payload.isGreen).stage()
```



Object Oriented Programming

```
val source = Stream(RGB(5,6,5))
val sink = source.throwWhen(source.payload.isGreen).stage()
class Stream ... {
  def throwWhen(cond: Bool): Stream[T] = {
    val next = Stream(payloadType)
    next << this
     when(cond) {
       next.valid := False
       this.ready := True
    next
  def << (src : Stream[T]) = { .... }
```



Functional programming

```
val addresses = Vec(UInt(8 bits), 4)
val key = UInt(8 bits)
val hits = addresses.map(address => address === key)
val hit = hits.reduce((a,b) => a || b)
addresses(1
addresses(2)
addresses(N
```

FSM

```
OnEntry =>
             counter := 0
            whenIsActive =>
stateA
             counter := counter + 1
            onExit =>
             io.result := True
stateB
    counter === 4
stateC
```

```
val fsm = new StateMachine{
  val stateA = new State with EntryPoint
  val stateB = new State
  val stateC = new State
  val counter = Reg(UInt(8 bits)) init (0)
  io.result := False
  stateA.whenIsActive (goto(stateB))
  stateB.onEntry(counter := 0)
  stateB.whenIsActive {
    counter := counter + 1
     when(counter === 4){
       goto(stateC)
  stateB.onExit(io.result := True)
  stateC.whenIsActive (goto(stateA))
```

Abstract bus mapping

```
//Create a new AxiLite4 bus
val bus = AxiLite4(addressWidth = 12, dataWidth = 32)
//Create the factory which is able to create some bridging logic between the bus and some hardware
val factory = new AxiLite4SlaveFactory(bus)
//Create 'a' and 'b' as write only register
val a = factory.createWriteOnly(UInt(32 bits), address = 0)
val b = factory.createWriteOnly(UInt(32 bits), address = 4)
//Do some calculation
val result = a * b
//Make 'result' readable by the bus
                                               bus •
factory.read(result(31 downto 0), address = 8)
```

SlaveFactory

 AxiLite4SlaveFactory is only a part of something bigger and more abstract.


```
Apb3SlaveFactory

AvalonMMSlaveFactory

AvalonMMSlaveFactory
```

```
class Something extends Bundle{
  val a, b = UInt(32 bits)


def driveFrom(factory : BusSlaveFactory) = new Area {
  factory.driveAndRead(a, address = 0x00)
  factory.driveAndRead(b, address = 0x04)
  }
}
```



Peripheral side

```
val gpioACtrl = Apb3Gpio(gpioWidth = 32)
val gpioBCtrl = Apb3Gpio(gpioWidth = 32)

val apbDecoder = Apb3Decoder(
  master = apbBridge.io.apb,
  slaves = List(
    gpioACtrl.io.apb -> (0x0000, 4 kB),
    gpioBCtrl.io.apb -> (0x1000, 4 kB),
    uartCtrl.io.apb -> (0x4000, 4 kB),
    timerCtrl.io.apb -> (0x5000, 4 kB),
    vgaCtrl.io.apb -> (0x6000, 4 kB)
)
)
```



Peripheral side

```
core.io.debugBus
                                                                                        GPIO
                                                                                   •
                                                                                                     → gpioA
                                                                                     apb
                                                                                             gpio 🔷
val apbMapping = ArrayBuffer[(Apb3, SizeMapping)]()
                                                                                        GPIO
val gpioACtrl = Apb3Gpio(gpioWidth = 32)
                                                                                   →
apbMapping += gpioACtrl.io.apb -> (0x0000, 4 kB)
                                                                                                     → gpioB
                                                                                     apb
                                                                                             gpio 🗪
                                                                             Decoder
val gpioBCtrl = Apb3Gpio(gpioWidth = 32)
                                                            APB3Bridge
                                                                                        Timer
apbMapping += gpioBCtrl.io.apb -> (0x1000, 4 kB) →
                                                                                  Apb apb
                                                                     apb →
                                                                                           interrupt →
                                                                                                     interrupt(1)
                                                                             APB
val apbDecoder = Apb3Decoder(
                                                                                       UartCtrl
 master = apbBridge.io.apb,
                                                                                  lacksquare
 slaves = apbMapping
                                                                                                     → uart
                                                                                     apb
                                                                                              uart 🔷
                                                                                           interrupt -
                                                                                                     interrupt(0)
                                                                                        VgaCtrl
                                                                                  lacksquare
                                                                                                     vgaCtrl.io.axi
                                                                                     apb
                                                                                              axi 📥
                                                                                                     → vga
```

Some links

- Compiler sources :
 - https://github.com/SpinalHDL/SpinalHDL ____
- Online documentation :
 - https://spinalhdl.github.io/SpinalDoc-RTD/
- Ready to use base project :
 - https://github.com/SpinalHDL/SpinalTemplateSbt
- Communication channels :
 - spinalhdl@gmail.com
 - https://gitter.im/SpinalHDL/SpinalHDL |
 - https://github.com/SpinalHDL/SpinalHDL/issues