
A progressive introduction to memory bus interconnect API in Software-Defined Hardware



Wire sea

```
wire
           [19:0]
                    apb_PADDR;
wire
           [0:0]
                    apb_PSEL;
wire
                    apb_PENABLE;
wire
                    apb_PREADY;
wire
                    apb_PWRITE;
wire
           [31:0]
                    apb_PWDATA;
wire
           [31:0]
                    apb_PRDATA;
```

Wire sea

wire	[19:0]	apb_PADDR;
wire	[0:0]	apb_PSEL;
wire		apb_PENABLE;
wire		apb_PREADY;
wire		apb_PWRITE;
wire	[31:0]	apb_PWDATA;
wire	[31:0]	apb_PRDATA;

```
wire
                      axi_awvalid;
wire
                      axi_awready;
wire
            [19:0]
                      axi_awaddr;
            [3:0]
                      axi_awid;
wire
wire
            [7:0]
                      axi awlen;
                      axi_awsize;
wire
            [2:0]
                      axi_wvalid;
wire
wire
                      axi wready;
wire
            [31:0]
                      axi_wdata;
            [3:0]
wire
                      axi_wstrb;
wire
                      axi_wlast;
wire
                      axi_bvalid;
wire
                      axi bready;
wire
            [3:0]
                      axi_bid;
wire
                      axi_bresp;
            [1:0]
                      axi_arvalid;
wire
wire
                      axi_arready;
wire
            [19:0]
                      axi_araddr;
            [3:0]
wire
                      axi_arid;
wire
            [7:0]
                      axi_arlen;
                      axi_arsize;
wire
            [2:0]
wire
                      axi_rvalid;
wire
                      axi_rready;
wire
            [31:0]
                      axi_rdata;
            [3:0]
                      axi_rid;
wire
wire
            [1:0]
                      axi_rresp;
                      axi_rlast;
wire
```

```
case class Apb3(addressWidth: Int,
               dataWidth : Int) extends Bundle with IMasterSlave {
 val PADDR = UInt(addressWidth bits)
 val PSEL = Bool()
                                                           val\ myBus = Apb3(20, 32)
 val PENABLE = Bool()
 val PREADY = Bool()
 val PWRITE = Bool()
 val PWDATA = Bits(dataWidth bits)
 val PRDATA = Bits(dataWidth bits)
                                                           val myBus = Apb3(
                                                             addressWidth = 20,
 override def asMaster(): Unit = {
                                                             dataWidth = 32
   out(PADDR, PSEL, PENABLE, PWRITE, PWDATA)
   in(PREADY, PRDATA)
```

```
case class Apb3(addressWidth: Int,
               dataWidth : Int) extends Bundle with IMasterSlave {
 val PADDR
               = UInt(addressWidth bits)
 val PSEL = Bool()
                                                           val\ myBus = Apb3(20, 32)
 val PENABLE
               = Bool()
 val PREADY
               = Bool()
 val PWRITE
               = Bool()
 val PWDATA
               = Bits(dataWidth bits)
                = Bits(dataWidth bits)
 val PRDATA
                                                           val myBus = Apb3(
                                                             addressWidth = 20,
 override def asMaster(): Unit = {
                                                             dataWidth = 32
   out(PADDR, PSEL, PENABLE, PWRITE, PWDATA)
   in(PREADY, PRDATA)
```

```
case class Apb3(addressWidth: Int,
               dataWidth : Int) extends Bundle with IMasterSlave {
 val PADDR
               = UInt(addressWidth bits)
 val PSEL = Bool()
                                                           val\ myBus = Apb3(20, 32)
 val PENABLE = Bool()
 val PREADY = Bool()
 val PWRITE = Bool()
 val PWDATA
               = Bits(dataWidth bits)
               = Bits(dataWidth bits)
 val PRDATA
                                                           val myBus = Apb3(
                                                             addressWidth = 20,
 override def asMaster(): Unit = {
                                                             dataWidth = 32
   out(PADDR, PSEL, PENABLE, PWRITE, PWDATA)
   in(PREADY, PRDATA)
```

```
case class Apb3(addressWidth: Int,
               dataWidth : Int) extends Bundle with IMasterSlave {
 val PADDR
               = UInt(addressWidth bits)
 val PSEL = Bool()
                                                           val myBus = Apb3(20, 32)
 val PENABLE = Bool()
 val PREADY = Bool()
 val PWRITE = Bool()
 val PWDATA
               = Bits(dataWidth bits)
               = Bits(dataWidth bits)
 val PRDATA
                                                           val myBus = Apb3(
                                                             addressWidth = 20,
 override def asMaster(): Unit = {
                                                             dataWidth = 32
   out(PADDR, PSEL, PENABLE, PWRITE, PWDATA)
   in(PREADY, PRDATA)
```

```
case class Apb3(addressWidth: Int,
               dataWidth : Int) extends Bundle with IMasterSlave {
 val PADDR
               = UInt(addressWidth bits)
 val PSEL = Bool()
                                                           val myBus = Apb3(20, 32)
 val PENABLE = Bool()
 val PREADY = Bool()
 val PWRITE = Bool()
 val PWDATA
               = Bits(dataWidth bits)
               = Bits(dataWidth bits)
 val PRDATA
                                                           val myBus = Apb3(
                                                             addressWidth = 20,
 override def asMaster(): Unit = {
                                                             dataWidth
                                                                         = 32
   out(PADDR, PSEL, PENABLE, PWRITE, PWDATA)
   in(PREADY, PRDATA)
```

```
val commonBus = Apb3(20,32)

decoder

val uartBus = Apb3(12, 32)

val gpioBus = Apb3(12, 32)
```

```
cpu0Bus
         cpu1Bus
      arbiter
          mainBus
      decoder
                peripheralBus
ramBus
           decoder
       qpioBus
                uartBus
```

```
val cpu0Bus, cpu1Bus = Axi4(32, 32, 2)
val mainBus
                   = Axi4(32, 32, 4)
val ramBus = Axi4(16, 32, 6)
val peripheralBus = Axi4(20, 32, 6)
val qpioBus, uartBus = Axi4(12, 32, 8)
val axiCrossbar = Axi4CrossbarFactory()
axiCrossbar.addSlaves(
 mainBus
              -> (0\times0000000,
                              4 GB),
 ramBus \rightarrow (0x80000000, 64 kB),
 peripheralBus -> (0x10000000, 1 MB),
 apioBus → (
                     0x2000, 4 kB),
 uartBus
                     0x5000,
                              4 kB)
axiCrossbar.addConnections(
 cpu0Bus -> List(mainBus),
 cpu1Bus -> List(mainBus),
 mainBus
              -> List(ramBus, peripheralBus),
 peripheralBus -> List(gpioBus, uartBus)
axiCrossbar.build()
```

```
cpu0Bus
          cpu1Bus
      arbiter
          mainBus
      decoder
                peripheralBus
ramBus
           decoder
       qpioBus
                uartBus
```

```
val cpu0Bus, cpu1Bus = Axi4(32, 32, 2)
val mainBus
                   = Axi4(32, 32, 4)
val ramBus
                   = Axi4(16, 32, 6)
val peripheralBus
                   = Axi4(20, 32, 6)
val qpioBus, uartBus = Axi4(12, 32, 8)
val axiCrossbar = Axi4CrossbarFactory()
axiCrossbar.addSlaves(
 mainBus
              -> (0\times00000000
                              4 GB),
 ramBus \rightarrow (0x80000000, 64 kB),
 peripheralBus -> (0x10000000, 1 MB),
 qpioBus -> ( 0x2000, 4 kB),
 uartBus
                     0x5000,
                              4 kB)
axiCrossbar.addConnections(
 cpu0Bus -> List(mainBus),
 cpu1Bus -> List(mainBus),
 mainBus -> List(ramBus, peripheralBus),
 peripheralBus -> List(gpioBus, uartBus)
axiCrossbar.build()
```

```
cpu0Bus
          cpu1Bus
      arbiter
          mainBus
      decoder
                peripheralBus
ramBus
            decoder
       qpioBus
                uartBus
```

```
val cpu0Bus, cpu1Bus = Axi4(32, 32, 2)
val mainBus
                   = Axi4(32, 32, 4)
val ramBus
                   = Axi4(16, 32, 6)
val peripheralBus
                   = Axi4(20, 32, 6)
val qpioBus, uartBus = Axi4(12, 32, 8)
val axiCrossbar = Axi4CrossbarFactory()
axiCrossbar.addSlaves(
 mainBus
              -> (0\times0000000,
                              4 GB),
 ramBus \rightarrow (0x80000000, 64 kB),
 peripheral Bus \rightarrow (0x10000000, 1 MB),
 qpioBus -> ( 0x2000, 4 kB),
 uartBus
                     0x5000,
                              4 kB)
axiCrossbar.addConnections(
 cpu0Bus -> List(mainBus),
 cpu1Bus -> List(mainBus),
 mainBus -> List(ramBus, peripheralBus),
 peripheralBus -> List(gpioBus, uartBus)
axiCrossbar.build()
```

```
cpu0Bus
          cpu1Bus
      arbiter
          mainBus
      decoder
                peripheralBus
ramBus
            decoder
       gpioBus
                uartBus
```

```
val cpu0Bus, cpu1Bus = Axi4(32, 32, 2)
val mainBus
                    = Axi4(32, 32, 4)
val ramBus
                    = Axi4(16, 32, 6)
val peripheralBus
                    = Axi4(20, 32, 6)
val qpioBus, uartBus = Axi4(12, 32, 8)
val axiCrossbar = Axi4CrossbarFactory()
axiCrossbar.addSlaves(
 mainBus
               -> (0 \times 0 0 0 0 0 0 0,
                                4 GB),
               -> (0 \times 80000000, 64 \text{ kB}),
 ramBus
 peripheralBus \rightarrow (0x10000000, 1 MB),
 gpioBus
                       0 \times 2000, 4 kB),
 uartBus
                       0x5000,
                                4 kB)
axiCrossbar.addConnections(
 cpu0Bus -> List(mainBus),
 cpu1Bus -> List(mainBus),
 mainBus -> List(ramBus, peripheralBus),
 peripheralBus -> List(gpioBus, uartBus)
axiCrossbar.build()
```

```
cpu0Bus
          cpu1Bus
      arbiter
          mainBus
      decoder
                peripheralBus
ramBus
            decoder
       gpioBus
                uartBus
```

```
val cpu0Bus, cpu1Bus = Axi4(32, 32, 2)
val mainBus
                    = Axi4(32, 32, 4)
val ramBus
                    = Axi4(16, 32, 6)
val peripheralBus
                    = Axi4(20, 32, 6)
val qpioBus, uartBus = Axi4(12, 32, 8)
val axiCrossbar = Axi4CrossbarFactory()
axiCrossbar.addSlaves(
 mainBus
               -> (0\times000000000,
                                4 GB),
               -> (0 \times 80000000, 64 \text{ kB}),
 ramBus
 peripheralBus \rightarrow (0x10000000, 1 MB),
 gpioBus
                       0 \times 2000, 4 kB),
 uartBus
                       0x5000,
                                4 kB)
axiCrossbar.addConnections(
 cpu0Bus
               -> List(mainBus),
               -> List(mainBus),
 cpu1Bus
 mainBus
               -> List(ramBus, peripheralBus),
 peripheralBus -> List(gpioBus, uartBus)
axiCrossbar.build()
```

```
cpu0Bus
          cpu1Bus
      arbiter
          mainBus
      decoder
                peripheralBus
ramBus
            decoder
       gpioBus
                uartBus
```

```
val cpu0Bus, cpu1Bus = Axi4(32, 32, 2)
val mainBus
                    = Axi4(32, 32, 4)
val ramBus
                    = Axi4(16, 32, 6)
val peripheralBus
                    = Axi4(20, 32, 6)
val qpioBus, uartBus = Axi4(12, 32, 8)
val axiCrossbar = Axi4CrossbarFactory()
axiCrossbar.addSlaves(
 mainBus
               -> (0\times000000000,
                                4 GB),
               -> (0x80000000, 64 \text{ kB}),
 ramBus
 peripheralBus \rightarrow (0x10000000, 1 MB),
 gpioBus
                      0 \times 2000, 4 kB),
 uartBus
                       0 \times 5000,
                                4 kB)
axiCrossbar.addConnections(
 cpu0Bus
               -> List(mainBus),
               -> List(mainBus),
 cpu1Bus
 mainBus
               -> List(ramBus, peripheralBus),
 peripheralBus -> List(gpioBus, uartBus)
axiCrossbar.build()
```

- Centralized monolith
 - (You better be happy with what you get)
- No parameter negotiation / propagation
 - Data width
 - Address width
 - Type of accesses (read / write / atomic / ...)
 - ID width
 - ID to master mapping (Tilelink)
- Lack of awareness
 - Memory mapping from a given master perspective
 - Physical memory attributes


- Centralized monolith
 - (You better be happy with what you get)
- No parameter negotiation / propagation
 - Data width
 - Address width
 - Type of accesses (read / write / atomic / ...)
 - ID width
 - ID to master mapping (Tilelink)
- Lack of awareness
 - Memory mapping from a given master perspective
 - Physical memory attributes

- Centralized monolith
 - (You better be happy with what you get)
- No parameter negotiation / propagation
 - Data width
 - Address width
 - Type of accesses (read / write / atomic / ...)
 - ID width
 - ID to master mapping (Tilelink)
- Lack of awareness
 - Memory mapping from a given master perspective
 - Physical memory attributes

- Centralized monolith
 - (You better be happy with what you get)
- No parameter negotiation / propagation
 - Data width
 - Address width
 - Type of accesses (read / write / atomic / ...)
 - ID width
 - ID to master mapping (Tilelink)
- Lack of awareness
 - Memory mapping from a given master perspective
 - Physical memory attributes

```
cpu0Bus
           cpu1Bus
      arbiter
          mainBus
      decoder
                peripheralBus
ramBus
            decoder
       gpioBus
                uartBus
```

```
import spinal.lib.bus.tilelink.fabric.Node
val cpu0Bus, cpu1Bus = Node()
val mainBus
                   = Node()
val ramBus
                   = Node()
val peripheralBus
                   = Node()
val gpioBus, uartBus = Node()
mainBus << List(cpu0Bus, cpu1Bus)</pre>
             at 0x80000000 of mainBus
ramBus
peripheralBus at 0x10000000 of ramBus
gpioBus
            at
                   0x2000 of peripheralBus
                   0x5000 of peripheralBus
uartBus
             at
```



import spinal.lib.bus.tilelink.fabric.Node

```
val cpu0Bus, cpu1Bus = Node()
val mainBus
                   = Node()
val ramBus
                   = Node()
val peripheralBus
                   = Node()
val gpioBus, uartBus = Node()
mainBus << List(cpu0Bus, cpu1Bus)</pre>
             at 0x80000000 of mainBus
ramBus
peripheralBus at 0x10000000 of ramBus
gpioBus
            at
                   0x2000 of peripheralBus
                   0x5000 of peripheralBus
uartBus
             at
```

```
cpu0Bus
           cpu1Bus
      arbiter
          mainBus
      decoder
                 peripheralBus
ramBus
            decoder
       gpioBus
                uartBus
```

```
import spinal.lib.bus.tilelink.fabric.Node
val cpu0Bus, cpu1Bus = Node()
val mainBus
                     = Node()
val ramBus
                     = Node()
val peripheralBus
                     = Node()
val gpioBus, uartBus = Node()
mainBus << List(cpu0Bus, cpu1Bus)</pre>
              at 0x80000000 of mainBus
ramBus
peripheralBus at 0x10000000 of ramBus
gpioBus
             at
                     0x2000 of peripheralBus
                     0x5000 of peripheralBus
uartBus
              at
```

```
cpu0Bus
           cpu1Bus
       arbiter
          mainBus
      decoder
                 peripheralBus
            decoder
ramBus
       gpioBus
                 uartBus
```

```
import spinal.lib.bus.tilelink.fabric.Node
val cpu0Bus, cpu1Bus = Node()
val mainBus
                     = Node()
val ramBus
                     = Node()
val peripheralBus
                     = Node()
val qpioBus, uartBus = Node()
mainBus << List(cpu0Bus, cpu1Bus)</pre>
              at 0x80000000 of mainBus
ramBus
peripheralBus at 0x10000000 of ramBus
gpioBus
              at
                     0x2000 of peripheralBus
                     0x5000 of peripheralBus
uartBus
              at
```

```
class Node extends Area{
   // Node data model
   val bus = Handle[tilelink.Bus]()
   val ups = ArrayBuffer[Connection]()
   val downs = ArrayBuffer[Connection]()

   //Fork an elaboration thread
   val thread = Fiber build new Area{
        // Generate the required arbiter / decoder logic.
   }
}
```

```
class Node extends Area{
   // Node data model
   val bus = Handle[tilelink.Bus]()
   val ups = ArrayBuffer[Connection]()
   val downs = ArrayBuffer[Connection]()


   //Fork an elaboration thread
   val thread = Fiber build new Area{
        // Generate the required arbiter / decoder logic.
   }
}
```

```
class Node extends Area{
   // Node data model
   val bus = Handle[tilelink.Bus]()
   val ups = ArrayBuffer[Connection]()
   val downs = ArrayBuffer[Connection]()

   //Fork an elaboration thread
   val thread = Fiber build new Area{
        // Generate the required arbiter / decoder logic.
   }
}
```

```
class Node extends Area{
   // Node data model
   val bus = Handle[tilelink.Bus]()
   val ups = ArrayBuffer[Connection]()
   val downs = ArrayBuffer[Connection]()

   //Fork an elaboration thread
   val thread = Fiber build new Area{
        // Generate the required arbiter / decoder logic.
   }
}
```



```
class Connection(val m : Node, val s : Node){
                                               val thread = Fiber build new Area{
                                                 // Connect the m.decoder to the s.arbiter
class Node extends Area{
 // Node data model
  val bus = Handle[tilelink.Bus]()
  val ups = ArrayBuffer[Connection]();
  val downs = ArrayBuffer[Connection]()
 //Fork an elaboration thread
                                                            arbiter
  val thread = Fiber build new Area{
   // Generate the required arbiter / decoder logic.
                                                           decoder
```

```
class Connection(val m : Node, val s : Node){
                                               val thread = Fiber build new Area{
                                                 // Connect the m.decoder to the s.arbiter
class Node extends Area{
 // Node data model
  val bus = Handle[tilelink.Bus]()
  val ups = ArrayBuffer[Connection]();
  val downs = ArrayBuffer[Connection]()
 //Fork an elaboration thread
                                                            arbiter
  val thread = Fiber build new Area{
   // Generate the required arbiter / decoder logic.
                                                           decoder
```

```
val bus = Handle[tilelink.Bus]

val thread1 = Fiber build new Area{
   //Will wait on bus.load (from thread 2)
   bus.a.valid := False
   bus.a.address := 42
}

val thread2 = Fiber build new Area{
   //Will allow thread 1 to continue
   bus load tilelink.Bus(config)
}
```

```
val bus = Handle[tilelink.Bus]

val thread1 = Fiber build new Area{
   //Will wait on bus.load (from thread 2)
   bus.a.valid := False
   bus.a.address := 42
}

val thread2 = Fiber build new Area{
   //Will allow thread 1 to continue
   bus load tilelink.Bus(config)
}
```

```
val bus = Handle[tilelink.Bus]


val thread1 = Fiber build new Area{
    //Will wait on bus.load (from thread 2)
    bus.a.valid := False
    bus.a.address := 42
}

val thread2 = Fiber build new Area{
    //Will allow thread 1 to continue
    bus load tilelink.Bus(config)
}
```

```
val bus = Handle[tilelink.Bus]

val thread1 = Fiber build new Area{
   //Will wait on bus.load (from thread 2)
   bus.a.valid := False
   bus.a.address := 42
}

val thread2 = Fiber build new Area{
   //Will allow thread 1 to continue
   bus load tilelink.Bus(config)
}
```




Future, Promise, Async, Fibers...

```
val bus = Handle[tilelink.Bus]

val thread1 = Fiber build new Area{
   //Will wait on bus.load (from thread 2)
   bus.a.valid := False
   bus.a.address := 42
}

val thread2 = Fiber build new Area{
   //Will allow thread 1 to continue
   bus load tilelink.Bus(config)
}
```




Future, Promise, Async, Fibers...

```
val bus = Handle[tilelink.Bus]

val thread1 = Fiber build new Area{
   //Will wait on bus.load (from thread 2)
   bus.a.valid := False
   bus.a.address := 42
}

val thread2 = Fiber build new Area{
   //Will allow thread 1 to continue
   bus load tilelink.Bus(...)
}
```



```
class Node extends Area{
   // Node data model
   val proposed = Handle[M2sSupport]()
   val supported = Handle[M2sSupport]()
   val parameters = Handle[M2sParameters]()

   //Fork an elaboration thread
   val thread = Fiber build new Area{
        // Do the Negotiation
        // Generate the required arbiter / decoder logic.
   }
}
```


```
class Node extends Area{
   // Node data model
   val proposed = Handle[M2sSupport]()
   val supported = Handle[M2sSupport]()
   val parameters = Handle[M2sParameters]()

   //Fork an elaboration thread
   val thread = Fiber build new Area{
        // Do the Negotiation
        // Generate the required arbiter / decoder logic.
   }
}
```




```
class Node extends Area{
   // Node data model
   val proposed = Handle[M2sSupport]()
   val supported = Handle[M2sSupport]()
   val parameters = Handle[M2sParameters]()


   //Fork an elaboration thread
   val thread = Fiber build new Area{
        // Do the Negotiation
        // Generate the required arbiter / decoder logic.
   }
}
```



```
class Node extends Area{
   // Node data model
   val proposed = Handle[M2sSupport]()
   val supported = Handle[M2sSupport]()
   val parameters = Handle[M2sParameters]()


   //Fork an elaboration thread
   val thread = Fiber build new Area{
        // Do the Negotiation
        // Generate the required arbiter / decoder logic.
   }
}
```





```
class Node extends Area{
   // Node data model
   val proposed = Handle[M2sSupport]()
   val supported = Handle[M2sSupport]()
   val parameters = Handle[M2sParameters]()


   //Fork an elaboration thread
   val thread = Fiber build new Area{
        // Do the Negotiation
        // Generate the required arbiter / decoder logic.
   }
}
```




```
class Node extends Area{
   // Node data model
   val proposed = Handle[M2sSupport]()
   val supported = Handle[M2sSupport]()
   val parameters = Handle[M2sParameters]()

   //Fork an elaboration thread
   val thread = Fiber build new Area{
        // Do the Negotiation
        // Generate the required arbiter / decoder logic.
   }
}
```

```
case class Cpu() extends Area {
 val node = Node.master()
 val thread = Fiber build new Area {
   // Negotiate things
   node.proposed load M2sSupport(
      addressWidth = 32,
      dataWidth = 64,
      transfers = ...
   node.parameters load M2sParameters(
      support = node.supported,
      sourceCount = 4
   // Implement the actual CPU hardware
   node.bus.a.valid := False
   node.bus.a.address := 0x42
```





```
case class Cpu() extends Area {
 val node = Node.master()
 val thread = Fiber build new Area {
   // Negotiate things
   node.proposed load M2sSupport(
      addressWidth = 32,
      dataWidth = 64,
      transfers = ...
   node.parameters load M2sParameters(
      support = node.supported,
      sourceCount = 4
   // Implement the actual CPU hardware
   node.bus.a.valid := False
   node.bus.a.address := 0x42
```




node thread
proposed
supported
parameter
bus


```
case class Cpu() extends Area {
 val node = Node.master()
 val thread = Fiber build new Area {
   // Negotiate things
   node.proposed load M2sSupport(
      addressWidth = 32,
      dataWidth = 64,
      transfers = ...
   node.parameters load M2sParameters(
      support = node.supported,
      sourceCount = 4
   // Implement the actual CPU hardware
   node.bus.a.valid := False
   node.bus.a.address := 0x42
```







```
case class Cpu() extends Area {
 val node = Node.master()
 val thread = Fiber build new Area {
   // Negotiate things
   node.proposed load M2sSupport(
      addressWidth = 32,
      dataWidth = 64,
      transfers = ...
   node.parameters load M2sParameters(
      support = node.supported,
      sourceCount = 4
   // Implement the actual CPU hardware
   node.bus.a.valid := False
   node.bus.a.address := 0x42
```






```
case class Cpu() extends Area {
 val node = Node.master()
 val thread = Fiber build new Area {
   // Negotiate things
   node.proposed load M2sSupport(
      addressWidth = 32,
      dataWidth = 64,
      transfers = ...
   node.parameters load M2sParameters(
      support = node.supported,
      sourceCount = 4
   // Implement the actual CPU hardware
   node.bus.a.valid := False
   node.bus.a.address := 0x42
```







```
class WidthAdapter() extends Area{
 val up = Node.slave()
 val down = Node.master()
 val thread = Fiber build new Area{
   down.proposed load up.proposed
   up.supported load down.supported.copy(
      dataWidth = up.proposed.dataWidth
   down.parameters load up.parameters.copy(
      dataWidth = down.supported.dataWidth
   val bridge = new WidthAdapterHw(up.bus.p, down.bus.p)
   bridge.io.up << up.bus</pre>
   bridge.io.down >> down.bus
```




up down
proposed proposed
supported supported
parameter parameter
bus bus


```
class WidthAdapter() extends Area{
 val up = Node.slave()
 val down = Node.master()
 val thread = Fiber build new Area{
   down.proposed load up.proposed
   up.supported load down.supported.copy(
      dataWidth = up.proposed.dataWidth
   down.parameters load up.parameters.copy(
      dataWidth = down.supported.dataWidth
   val bridge = new WidthAdapterHw(up.bus.p, down.bus.p)
   bridge.io.up << up.bus</pre>
   bridge.io.down >> down.bus
```







```
class WidthAdapter() extends Area{
 val up = Node.slave()
 val down = Node.master()
 val thread = Fiber build new Area{
   down.proposed load up.proposed
   up.supported load down.supported.copy(
      dataWidth = up.proposed.dataWidth //Will be 64
   down.parameters load up.parameters.copy(
      dataWidth = down.supported.dataWidth
   val bridge = new WidthAdapterHw(up.bus.p, down.bus.p)
   bridge.io.up << up.bus</pre>
   bridge.io.down >> down.bus
```







```
class WidthAdapter() extends Area{
 val up = Node.slave()
 val down = Node.master()
 val thread = Fiber build new Area{
   down.proposed load up.proposed
   up.supported load down.supported.copy(
      dataWidth = up.proposed.dataWidth
   down.parameters load up.parameters.copy(
      dataWidth = down.supported.dataWidth //Will be 32
   val bridge = new WidthAdapterHw(up.bus.p, down.bus.p)
   bridge.io.up << up.bus</pre>
   bridge.io.down >> down.bus
```





```
class WidthAdapter() extends Area{
 val up = Node.slave()
 val down = Node.master()
 val thread = Fiber build new Area{
   down.proposed load up.proposed
   up.supported load down.supported.copy(
      dataWidth = up.proposed.dataWidth
   down.parameters load up.parameters.copy(
      dataWidth = down.supported.dataWidth
   val bridge = new WidthAdapterHw(up.bus.p, down.bus.p)
   bridge io up << up bus
   bridge.io.down >> down.bus
```






Deployment

```
val cpu = Cpu()
val adapter = WidthAdapter()
val peripheral = Peripheral()


adapter.up << cpu.node
peripheral.node at 0x2000 of adapter.down</pre>
```



Deployment

```
val cpu = Cpu()
val adapter = WidthAdapter()
val peripheral = Peripheral()

adapter.up << cpu.node
peripheral.node at 0x2000 of adapter.down</pre>
```



```
val counter = Reg(UInt(8 bits))
counter := counter + 1

class CustomTag(val str : String) extends SpinalTag

counter.addTag(new CustomTag("hello"))
counter.addTag(new CustomTag("miaou"))

counter.foreachTag{
   case ct : CustomTag => println(ct.str)
   case _ => }
}
```

```
val counter = Reg(UInt(8 bits))
counter := counter + 1

class CustomTag(val str : String) extends SpinalTag

counter.addTag(new CustomTag("hello"))
counter.addTag(new CustomTag("miaou"))

counter.foreachTag{
   case ct : CustomTag => println(ct.str)
   case _ =>
}
```

```
val counter = Reg(UInt(8 bits))
counter := counter + 1

class CustomTag(val str : String) extends SpinalTag

counter.addTag(new CustomTag("hello"))
counter.addTag(new CustomTag("miaou"))

counter.foreachTag{
   case ct : CustomTag => println(ct.str)
   case _ => }
}
```

```
val counter = Reg(UInt(8 bits))
counter := counter + 1


class CustomTag(val str : String) extends SpinalTag

counter.addTag(new CustomTag("hello"))
counter.addTag(new CustomTag("miaou"))


counter.foreachTag{
   case ct : CustomTag => println(ct.str)
   case _ => }
hello
miaou
```

```
trait MemoryConnection extends SpinalTag {
  def m : SpinalTagReady
  def s : SpinalTagReady
  def mapping : SizeMapping
}
```


```
trait MemoryConnection extends SpinalTag {
  def m : SpinalTagReady
  def s : SpinalTagReady
  def mapping : SizeMapping
  override def toString = s"$m $s $mapping"
}
```



```
trait MemoryConnection extends SpinalTag {
 def m : SpinalTagReady
 def s : SpinalTagReady
 def mapping : SizeMapping
 override def toString = s"$m $s $mapping"
val tag = new MemoryConnection{
  def m = peripheralBus
  def s = gpioBus
  def mapping = SizeMapping(0 \times 5000, 0 \times 1000)
peripheralBus.addTag(tag)
gpioBus.addTag(tag)
```



```
trait MemoryConnection extends SpinalTag {
     def m : SpinalTagReady
     def s : SpinalTagReady
     def mapping : SizeMapping
     override def toString = s"$m $s $mapping"
    val tag = new MemoryConnection{
      def m = peripheralBus
      def s = gpioBus
      def mapping = SizeMapping(0 \times 5000, 0 \times 1000)
    peripheralBus.addTag(tag)
    gpioBus.addTag(tag)
                                  gpioBus
               peripheralBus
mainBus
                      MemoryConnection
```



```
def visit(node : SpinalTagReady, level : Int){
  node.foreachTag{
    case mc : MemoryConnection if mc.m == node => {
        println(" " * level + mc)
        visit(mc.s, level + 1)
    }
    case _ =>
  }
}
visit(cpu0Bus, 0)
```

```
def visit(node : SpinalTagReady, level : Int){
  node.foreachTag{
    case mc : MemoryConnection if mc.m == node => {
        println(" " * level + mc)
        visit(mc.s, level + 1)
    }
    case _ =>
  }
}
visit(cpu0Bus, 0)
```


```
def visit(node : SpinalTagReady, level : Int){
  node.foreachTag{
    case mc : MemoryConnection if mc.m == node => {
        println(" " * level + mc)
        visit(mc.s, level + 1)
    }
    case _ =>
  }
}
visit(cpu0Bus, 0)
```

```
def visit(node : SpinalTagReady, level : Int){
  node.foreachTag{
    case mc : MemoryConnection if mc.m == node => {
       println(" " * level + mc)
       visit(mc.s, level + 1)
    }
    case _ =>
  }
}
visit(cpu0Bus, 0)
```

```
def visit(node : SpinalTagReady, level : Int){
  node.foreachTag{
    case mc : MemoryConnection if mc.m == node => {
      println(" " * level + mc)
                                                                 cpu0Bus
                                                                             cpu1Bus
      visit(mc.s, level + 1)
                                                                        arbiter
    case =>
                                                                           mainBus
                          cpu0Bus mainBus 0 100000000
                                                                       decoder
                           mainBus ramBus 40000000 10000
                                                                                  peripheralBus
visit(cpu0Bus, ⊙)
                           mainBus peripheralBus 10000000 100000
                                                                 ramBus
                                                                             decoder
                             peripheralBus gpioBus 2000 1000
                             peripheralBus uartBus 5000 1000
                                                                         gpioBus
                                                                                  uartBus
```


Interoperability

```
class TilelinkToAxi4() extends Area{
  val up = tilelink.Node.slave()
  val down = axi4.Node.master()
  val tag = new MemoryConnection {
    def m = up
    def s = down
    def mapping = \dots
  up.add(tag)
  down.add(tag)
  val thread = Fiber build new Area{
    // Handle the negotiation from Tilelink to AXI
   // . . .
    // Generate the hardware
    // ...
```




Interoperability

```
class TilelinkToAxi4() extends Area{
 val up = tilelink.Node.slave()
 val down = axi4.Node.master()
 val tag = new MemoryConnection {
    def m = up
   def s = down
   def mapping = \dots
 up.add(tag)
 down.add(tag)
 val thread = Fiber build new Area{
   // Handle the negotiation from Tilelink to AXI
   // ...
   // Generate the hardware
    // ...
```



Interoperability

```
class TilelinkToAxi4() extends Area{
  val up = tilelink.Node.slave()
  val down = axi4.Node.master()
  val tag = new MemoryConnection {
    def m = up
   def s = down
    def mapping = \dots
  up.add(tag)
  down.add(tag)
  val thread = Fiber build new Area{
    // Handle the negotiation from Tilelink to AXI
   // . . .
    // Generate the hardware
    // ...
```



Summarize

- Paradigms (keeps things clean)
- Elaboration thread
- Decentralized negotiation / elaboration
- Introspection
- Interoperability

Question?

- Open Discussion about the tilelink interconnect API / framework :
 - https://github.com/SpinalHDL/SpinalHDL/discussions/1115
- Roadmap
 - Tilelink interconnect with
 - memory coherency
 - L2 cache
 - NaxRiscv with tilelink memory coherency
- Looking for buddies :)