Ispit vježba

30. siječnja 2016.

2 1 2012/2013 TRENUTNI

$$MAD_{b} = \frac{1}{4} (10 + 2 + 1 + 3) = 4 \quad 2) \quad MAD_{a} = \frac{1}{4} (10 + 19 + 7 + 12)$$

$$MAD_{b} = \frac{1}{4} (10 + 19 + 3 + 16) \quad MAD_{b} = \frac{1}{4} (17 + 17 + 17 + 18)$$

$$MAD_{b} = \frac{1}{4} (19 + 19 + 19 + 19)$$

$$MAD_{b} = \frac{1}{4} (19 + 19 + 19 + 19)$$

N=2000 godababa tuz: 40 ns

Oberda I godethe byod : 205

$$U = \frac{1}{1 \cdot p + \frac{7}{N}} = 1 \quad U = \frac{1}{1 \cdot p + \frac{7}{2}} = 187$$

$$E = \frac{0}{N} = 1$$

$$E = \frac{0}{N} = 0.19$$

3) N=4

```
P_{1} = 36\%, \quad N = 3
V_{1} = \frac{1}{1 \cdot p + \frac{7}{N}} = 1,3\%
V_{2} = \frac{1}{1 - 965 + 965} = 1,3\%
Q_{1} = \frac{1}{3}
```

```
#include <xparameters.h>
#include <xiic.h>
#define I2C_CAMERA 0x40
void main (void){
   u8 readBuffer[1] = {0x00};
   u8 writeBuffer[1] = {0x00};
   u8 realWriteBuffer[2] = {0x00, 0x00};
   XIic i2cInstance;
   XIic_Config *cfgPointer;
   cfgPointer = XIic_LookupConfig(XPAR_CAMERA_IIC_DEVICE_ID); // Ova konstanta je nekakav njegov interni identifikator (2C 1P-a
   XIic_CfgInitialize (&i2cInstance, cfgPointer , cfgPointer->BaseAddress);
   XIic_SetAddress (&i2cInstance, XII_ADDR_TO_SEND_TYPE , I2C_CAMERA);
   XIic_Start(&i2cInstance);
   writeBuffer[0] = 0x14;
   Xiic_MasterSend(&i2cInstance, writeBuffer, 1); // Pišemo adresu registra, prazan ciklus pisanja
   XIic_MasterRecv(&i2cInstance, readBuffer, 1); // Dohvaćamo s te adrese
   if(readBuffer[0] & 0x20){ // 176 x 144
       realWriteBuffer[1] = 0x10; // AEC ADRESA
       realWriteBuffer[0] = 0x56; // AEC = 0x56;
       Xiic_MasterSend(&i2cInstance, realWriteBuffer, 2);
   } else { // 352 x 258
       realWriteBuffer[1] = 0x10; // AEC ADRESA
       realWriteBuffer[0] = 0x42; // AEC = 0x56;
       Xiic_MasterSend(&i2cInstance, realWriteBuffer, 2);
       writeBuffer[0] = 0x11;
       Xiic_MasterSend(&i2cInstance, writeBuffer, 1);
       XIic_MasterRecv(&i2cInstance, readBuffer, 1);
       readBuffer[0] &= 0x1F;
       readBuffer[0] /= 2; // Takt /= 2
       realWriteBuffer[1] = 0x11;
       realWriteBuffer[0] = readBuffer[0];
       Xiic_MasterSend(&i2cInstance, realWriteBuffer, 2);
   XIic_Stop(&iic);
   while(1){
```

AXI

Advanced extensible interface

- dio AMBA protohola

P3-PL goods (MAS 2-1/61)

AXI High performance dave ports (NAO-HP3)

- 22864 bit

- OCM i DDR pristup

- AXI FIFD suzelje (AF1)

AXI general purpouse ports (Q70-4P1)

- dva "slave" P5-PL

- dva "slave" P1-PS


- 326it

"'AXI"", the third generation of AMBA interface defined in the AMBA 3 specification, is targeted at high performance, high clock frequency system designs and includes features that make it suitable for high speed sub-micrometer interconnect:

- * separate address/control and data phases
- * support for unaligned data transfers using byte strobes
- * burst based transactions with only start address issued
- * issuing of multiple outstanding addresses with out of order responses
- * easy addition of register stages to provide timing closure.

7 ZA FPGA (MAS 8-1/64)

WIKIPEDIA




1PP - integraled performance primitives (MAS 3-1/45)

Format supra -responsed homponenti shanih polabala

Channel Lata Cagoot - handri vaspored (oznaha _ C)

Planar data Layort - pluncini vaspored (oznaha _ P)

		_C3			
263	RGB	263	RGB	263	263
2 G B	RGB	RGB	RGB	263	293
R G B	RGB	293	RG B	RGB	RGB
RGB	RGB	RGB	RGB	RGB	RGB
RGB	RGB	RGB	RGB	RGB	RGB
RG 3	RGB	RGB	RGB	RGB	RGB



21 2010

Huffman ta e

M1 2015/2016

Lategorija 4

(101:1111) (01:10) (01:10) (00:1) (00:0)

(1100:0>(00:1>101)

STUPANS KOMPRESISE 64 = 1,77

BROS PRETRAZIVANSA: 13

