Ispit vježba

30. siječnja 2016. 19:21

2 1 2012/2013 TRENUTNI

$$MAD_{0} = \frac{1}{4} (10 + 2 + 1 + 3) = 4 \frac{2}{4} MAD_{0} = \frac{1}{4} (0 + 19 + 7 + 12)$$

$$MAD_{1} = \frac{1}{4} (10 + 19 + 3 + 16)$$

$$MAD_{2} = \frac{1}{4} (19 + 0 + 19 + 19)$$

$$MAD_{3} = \frac{1}{4} (19 + 0 + 19 + 19)$$

$$P(-brad) = \frac{4000}{4270} = 0,1347$$
1) $N = 1$

$$E_{v} = 4270, p = 0,9367$$

$$E_{v} = 4270, p = 0,9367$$

$$U = \frac{1}{2} = 1$$

$$U = \frac{1}{1 + p + \frac{7}{N}} = 1 \quad U = \frac{1}{1 + 7 + \frac{7}{2}} = 187$$

$$G = \frac{U}{N} = 1 \quad G = \frac{1}{N} = 197$$

$$P_{4} = 26\% \quad N = 5$$

$$P_{2} = 16\% \quad N = 3$$

$$U_{4} = \frac{1}{1 \cdot p + \frac{7}{N}} = 1,387$$

$$U_{2} = \frac{1}{1 - 965 + \frac{965}{3}} = 1,265$$

$$Q_{1} = \frac{1}{3}$$



```
#include <xparameters.h>
#include <xiic.h>
#define I2C_CAMERA 0x40
void main (void){
   u8 readBuffer[1] = \{0x00\};
   u8 writeBuffer[1] = {0x00};
   u8 realWriteBuffer[2] = {0x00, 0x00};
   XIic i2cInstance;
   XIic_Config *cfgPointer;
   cfgPointer = XIic_LookupConfig(XPAR_CAMERA_IIC_DEVICE_ID); // Ova konstanta je nekakav njegov interni identifikator 12C P-&
   XIic_CfgInitialize (&i2cInstance, cfgPointer , cfgPointer->BaseAddress);
   XIic_SetAddress (&i2cInstance, XII_ADDR_TO_SEND_TYPE , I2C_CAMERA);
   XIic_Start(&i2cInstance);
   writeBuffer[0] = 0x14;
   Xiic_MasterSend(&i2cInstance, writeBuffer, 1); // Pišemo adresu registra, prazan ciklus pisanja
   XIic_MasterRecv(&i2cInstance, readBuffer, 1); // Dohvaćamo s te adrese
   if(readBuffer[0] & 0x20){ // 176 x 144
       realWriteBuffer[1] = 0x10; // AEC ADRESA
       realWriteBuffer[0] = 0x56; // AEC = 0x56;
       Xiic_MasterSend(&i2cInstance, realWriteBuffer, 2);
   } else { // 352 x 258
       realWriteBuffer[1] = 0x10; // AEC ADRESA
       realWriteBuffer[0] = 0x42; // AEC = 0x56;
       Xiic_MasterSend(&i2cInstance, realWriteBuffer, 2);
       writeBuffer[0] = 0x11;
       Xiic_MasterSend(&i2cInstance, writeBuffer, 1);
      XIic_MasterRecv(&i2cInstance, readBuffer, 1);
       readBuffer[0] &= 0x1F;
       readBuffer[0] /= 2; // Takt /= 2
       realWriteBuffer[1] = 0x11;
       realWriteBuffer[0] = readBuffer[0];
       Xiic_MasterSend(&i2cInstance, realWriteBuffer, 2);
   XIic_Stop(&iic);
   while(1){
   }
```

AXI

Advanced extensible interface

- dio AMBA protohola

P3-PL goods (MAS 2-1/61)

AXI High performance slave ports (NPO_HP3)

- 228 64 bit

- OCM i DDR pristup

- AXI FIFD suzelje (AFI)

AXI general purpouse ports (C70 - 4P1)

- dua "moster PS-PL

- dva "slave PL-PS


- 32 6it

"'AXI"', the third generation of AMBA interface defined in the AMBA 3 specification, is targeted at high performance, high clock frequency system designs and includes features that make it suitable for high speed sub-micrometer interconnect:

- * separate address/control and data phases
- * support for unaligned data transfers using byte strobes
- * burst based transactions with only start address issued
- * issuing of multiple outstanding addresses with out of order responses
- * easy addition of register stages to provide timing closure.

7 ZA FPGA (MAS 8-1/64)

WILLIPETILA



1PP - integraled performance primitives (MAS 3-1/45)

Format zapisa-responsed homponenti shlamin podabala

Channel data Cagoot - handri vaspored (oznaha - C)

Planar data Cagoot - planarii vaspored (oznaha - P)

_C3					
R G B	263	263	RGB	263	263
RGB	RGB	RGB	RGB	RGB	293
RG B	RGB	RG 3	RG 3	RGB	RGB
RGB	RGB	RGB	RGB	RGB	RGB
RGB	RGB	RGB	RGB	RGB	RGB
RG3	RGB	RGB	RGB	RGB	RGB

