CMS330 - Spr 2019

Project 4

Due: 4/8/19 by 9pm to me!

The following problems cover virtual memory. For all problems, show your work! Answers without work will not receive full credit.

PROBLEM 1: (30pts) Consider a system with a 64 byte virtual address space, 16 byte pages, and 128 bytes of physical memory.

le vits 2 a) How many bits are required to encode each of the 64 virtual addresses? How about the 128 physical addresses?

b) Show how to divide each of the following virtual addresses into a virtual page number (VPN) and offset:

i. 7 00

ii. 12 **0**\ 1100

iii. 21 👌 0101

iv. 50 \\ 0010

c) Each page table entry has the following format:

| 1 valid bit | 3 PFN bits |

Why are there 3 PFN bits? 8 pss in pys mem. 2 = 8 x=3 bits for PFN

 \P d) The page table has four entries. For each entry, indicate if it is valid or not and give the associated PFN for each virtual page

Page table entry (in hex)	Valid?	PFN
0xA		010
0xF		111
0x0		— (000)
0xC		100

12 e) Translate the following virtual addresses their corresponding physical addresses

010 0111 i. 7

010 1100 ii. 12

100 0010 iii. 50

invalid/seg fault iv. 36

PROBLEM 2: (30pts) For this example, assume a system with an 8K virtual address space, a page size of 1K, and 64K of physical memory.

Suppose we want to execute the following instruction, which is stored at VIRTUAL ADDRESS 4096 (4K)

load 2048, r1

- a) List the VIRTUAL ADDRESSES generated by this instruction. 2048, 4096
- b) Show how to divide the address into its virtual page number (VPN) and offset. 3 bits for VPN, 10 for offset
- c) How many bits are required to encode each:
 - 13 bits i. virtual address?
 - ii. physical address? 16 bits

d) Suppose the system is equipped with a hardware-managed linear page table. The page table base register (PTBR) is set to 32K. Each entry is a single byte and has the following format:

Why are there 6 PFN bits in each page table entry?

The contents of the page table are: let pages of phys. memory

$$3^{\times} = 10^{4}$$
 4^{\times}
 $4^$

0x000x00 001 0xA8 010 0x00011 0x8C 100 101 0x00 110 0x000x00

page table lookup 0x8004
fetch instr 0x8000
page table lookup 0x8002
load data 0x8000

List all physical memory accesses that are performed when

load 2048, r1

executes. Remember that page table lookups also access physical memory!

PROBLEM 3: (20pts) Label each of the following statements as either True or False AND explain your reasoning.

a) A smaller page size leads to smaller page tables. F. Smaller page > more pages > more entries
b) A smaller page size leads to more TLB misses. T. smaller page > each contains less date of less likely to have date of the less likely the likely the likely the less likely the less likely the likely the

A smaller page size reduces paging I/O throughput.

PROBLEM 4: (20pts) In this exercise, we consider a simple machine with a MMU that implements virtual memory based on segmentation. The main specifications of this machine are as follows:

- The MMU hardware has two pairs of (base, bounds/limit) registers (i.e., a process can at most have two
- Virtual addresses (including the explicit segment ID) are stored in 10 bits and physical addresses are stored in 16
- The machine is equipped with a capacity of 16 kB of physical memory (RAM).

Now let's consider a process with two segments, for which the MMU configuration is as follows:

- segment 0:
 - o base = 0x8400
 - limit (size) = 0x100 bytes
- segment 1:
 - o base = 0x0c00
 - limit (size) = 0 bytes

Unfortunately, it appears that the above MMU configuration is incorrect because the values written in some of the MMU registers have been corrupted due to some hardware defects. More precisely, the wrong values have exactly one flipped bit: i.e., compared to the originally written (good) value, there is exactly one bit that has been accidentally modified (from 0 to 1 or vice-versa).

Let us assume that we also know (for sure!) that:

- virtual address 0x300 should cause a segmentation violation (invalid address)
- virtual address 0x2ff is a valid address
- a) Which of the segmentation registers (among seg. 0 base, seg. 0 limit, seg. 1 base, seg. 1 limit) determines whether these two addresses are valid or not? Explain your answer. be both address map to seg! but neither b) What should the correct value be for the register identified in your previous answer? Explain your answer. Oxide to be
- Given the correct value identified in the previous answer (and if there is no other error for this segment), what physical address should virtual address 0v2ff translate to a contract of the correct value identified in the previous answer (and if there is no other error for this segment), what physical address should virtual address 0x2ff translate to and why?

doo IIII

2e. Remember that page table accesses are also physical mem. accesses! So there are 4 phys. mem. accesses for this one instr:


1) page table lookop for instr. addr

2) instr fetch

3) page table lookup for data addr.

4) data load

Part d'told us the PTBR halds a value of 32k, which is where the page table starts. Each PTE is 8 bits/1 byte (part d'again). So, the Page table in memory would be:



the instr is @ addr. 4094 (virt addr.) or
ob 100 0000000000. This means we will access

PTEH which will be at phys. addr. 0x8004.

Once we decode VPN & 4,0 (1000) to BOOD PTE 0x8C we have to extract the PFN 1,000 1100 write

Our 2Nd physical mem. access will be at PFN + offset 7001 1000 0000 0000 = 0x 1800.

You can repeat this decoding process for the data load at virt. addr. 2048.

- Prob 3.
- a. False smaller pages mean more pages, and thus more page table entries. Since the page table can grow, more PTEs means a bigger PTE.
- b. True. Think about an extreme: what if we have I very large page (say, the size of phys. mem.) All mem. accesses would hit in the TLB! Now imagine we have 2 pages, each equal to 1/2 phys. mem. As long as our TZB has room for 2 translations, we will still have 100% hits. However aTZB is a fixed size. It won't grow! So as our page size gets smaller and smaller, the chance of hitting in the TZB reduces (ie there are more & more of misses).
- c. Left as exercise to reader.

We know that virtual addr. are 10 bits and these include a segment id. Since there are only a segments, we only need I bit to rep. the segment: 0 for seg0 and I for seg I. The two virtual addresses both map to segment I: 0x300 = (1) cooo ocoo Ox2ff = Vo ad II IIII

segment I!

You theat the other 9 bits as the "offset" to be added to Segl's base value. Since Oxaff should be valid, we can conclude there is an error in segl's bounds/limit reg. a

Since off is valid and 300 is not, we can conclude that off shall be between the base and the (base + bounds) while 300 is not. Notice above that if we add I to off, we get 300. Therefore we know exactly where the bounds should be:

OxOcOO (seg1 base)

OxOcOO (seg1 base)

OxOcOO (seg1 base)

100 (300's offset)

OxOcff (valid)

OxOdOO (invalid!)

base+bounds most be here!

There fore the bounds @ reg. Should have the value Ox100 in it. This conforms to the problem limitation that exactly 1 bit was flipped.