



Aalto University
School of Science

CS-E4110

Concurrent Programming

Week 6 – Exercise session

2021-12-10

14:15 – 16:00

Jaakko Harjuhahto

2021-12-10

J. Harjuhahto
ESG/CSE/Aalto

Today

- Weak memory models
- Demo: C++ atomics
- Reactor Task-C tips
- Discussion: Reactor Task-B solution
- General Q&A

Weak Memory Models




The Hardware Reality

- Shared memory multi-processors are the de factor norm
- Relaxing semantics allows greater utilization of system resources for performance
 - Weak memory behaviours
 - Instruction reordering
 - Speculative execution
 - And many more...
- Hardware increasingly optimized and weakly consistent
- Weak behaviours are an active area of research

x86-TSO

- TSO comes from "Total Store Order"
 - Memory model developed by Sewell, Sarkar, Owens, Nardelli, and Myreen in 2010 to describe how x86 multi-core processors treat shared memory reads and writes
 - Model for an abstract machine, that is much easier to reason about compared to comprehensive architectural specifications
 - <https://doi.org/10.1145/1785414.1785443>
 - About 8 pages in length
- Intel's manuals for x86 and x64 software developers
 - <https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html>
 - More than 4700 pages of technical data

The x86-TSO Model



Dekker's Algorithm for Mutual Exclusion

boolean wantp \leftarrow false, wantq \leftarrow false integer turn \leftarrow 1	
P	Q
loop forever p1: non-critical section p2: wantp \leftarrow true p3: while wantq p4: if turn = 2 p5: wantp \leftarrow false p6: await turn = 1 p7: wantp \leftarrow true p8: critical section p9: turn \leftarrow 2 p10: wantp \leftarrow false	loop forever p1: non-critical section p2: wantq \leftarrow true p3: while wantp p4: if turn = 1 p5: wantq \leftarrow false p6: await turn = 2 p7: wantq \leftarrow true p8: critical section p9: turn \leftarrow 1 p10: wantq \leftarrow false

See Ben-Ari sections 3.9 and 4.5 for a proof of correctness

Dekker's Algorithm on x86 TSO

boolean wantp \leftarrow false, wantq \leftarrow false integer turn \leftarrow 1	
P	Q
loop forever p1: non-critical section p2: wantp \leftarrow true p3: while wantq p4: if turn = 2 p5: wantp \leftarrow false p6: await turn = 1 p7: wantp \leftarrow true p8: critical section p9: turn \leftarrow 2 p10: wantp \leftarrow false	loop forever p1: non-critical section p2: wantq \leftarrow true p3: while wantp p4: if turn = 1 p5: wantq \leftarrow false p6: await turn = 2 p7: wantq \leftarrow true p8: critical section p9: turn \leftarrow 1 p10: wantq \leftarrow false

Step	Thread P	Thread Q	wantp	wantq	turn	Write buffer P	Write buffer Q
1.	<i>p</i> ₁	<i>q</i> ₁	<i>false</i>	<i>false</i>	1		
2.	<i>p</i> ₂	<i>q</i> ₁	<i>false</i>	<i>false</i>	1		
3.	<i>p</i> ₃	<i>q</i> ₁	<i>false</i>	<i>false</i>	1	<i>wantp</i> \leftarrow <i>true</i>	
4.	<i>p</i> ₃	<i>q</i> ₂	<i>false</i>	<i>false</i>	1	<i>wantp</i> \leftarrow <i>true</i>	
5.	<i>p</i> ₃	<i>q</i> ₃	<i>false</i>	<i>false</i>	1	<i>wantp</i> \leftarrow <i>true</i>	<i>wantq</i> \leftarrow <i>true</i>
6.	<i>p</i> ₈	<i>q</i> ₃	<i>false</i>	<i>false</i>	1	<i>wantp</i> \leftarrow <i>true</i>	<i>wantq</i> \leftarrow <i>true</i>
7.	<i>p</i> ₈	<i>q</i> ₈	<i>false</i>	<i>false</i>	1	<i>wantp</i> \leftarrow <i>true</i>	<i>wantq</i> \leftarrow <i>true</i>

During steps 1-3, thread P initiates the pre-protocol for entering the critical section by writing `true` to `wantp`. The write is appended to the threads write buffer, but is not immediately flushed to main memory. Thread Q performs it's respective operation in steps 4-5.

Dekker's Algorithm on x86 TSO

boolean wantp \leftarrow false, wantq \leftarrow false integer turn \leftarrow 1	
P	Q
loop forever p1: non-critical section p2: wantp \leftarrow true p3: while wantq p4: if turn = 2 p5: wantp \leftarrow false p6: await turn = 1 p7: wantp \leftarrow true p8: critical section p9: turn \leftarrow 2 p10: wantp \leftarrow false	loop forever p1: non-critical section p2: wantq \leftarrow true p3: while wantp p4: if turn = 1 p5: wantq \leftarrow false p6: await turn = 2 p7: wantq \leftarrow true p8: critical section p9: turn \leftarrow 1 p10: wantq \leftarrow false

Write buffers have not yet
flushed to shared memory

Both threads
in the critical
section



Step	Thread P	Thread Q	wantp	wantq	turn	Write buffer P	Write buffer Q
1.	p1	q1	false	false	1		
2.	p2	q1	false	false	1		
3.	p3	q1	false	false	1	wantp \leftarrow true	
4.	p3	q2	false	false	1	wantp \leftarrow true	
5.	p3	q3	false	false	1	wantp \leftarrow true	wantq \leftarrow true
6.	p8	q3	false	false	1	wantp \leftarrow true	wantq \leftarrow true
7.	p8	q8	false	false	1	wantp \leftarrow true	wantq \leftarrow true

During steps 1-3, thread P initiates the pre-protocol for entering the critical section by writing `true` to `wantp`. The write is appended to the threads write buffer, but is not immediately flushed to main memory. Thread Q performs it's respective operation in steps 4-5.

Exploiting Weak Memory Models

- Weak memory behaviour is also an opportunity
 - Exploit detailed control over memory behaviours
 - Increase opportunities for hardware level concurrency, improve performance, optimize energy consumption
- C++ offers more control over memory effects
 - Low level atomic variables and control over memory order
 - <https://en.cppreference.com/w/cpp/atomic>
 - https://en.cppreference.com/w/cpp/atomic/memory_order
 - Memory/thread fences to force synchronization order
 - https://en.cppreference.com/w/cpp/atomic/atomic_thread_fence
 - Part of the standard library and will work for any architecture with a compliant compiler
 - I.e. Usable on all of: x86, ARM and POWER

Demo: C++ Atomics



Reactor Task-C Tips



Task C in a Nutshell

- Use the Dispatcher to implement a small network game
 - No threads, JVM monitors or synchronization needed... Why?
- There is no pre-defined API
 - The task is specified as game behaviour
- We want to see proper use of the Reactor pattern, i.e. the Dispatcher from Task B
 - Event based game application logic
 - Handling of all possible scenarios that can arise from processing events in arbitrary order

Task C in a Nutshell

- HangmanGame holds game state and logic
 - Current game state, initialized as:
 - GameState(hiddenWord, initialGuessCount, Set())
 - The empty set is the collection of player guesses, initially empty
 - A single instance of the Dispatcher
 - Handler for accepting incoming connections
 - The reference to the handler must be retained, so that it can be removed from the Dispatcher later on, when the game ends
 - Current players and references to event handlers for these player connections
 - Alternatively, you can think about the event handler for a specific player connection as an object representing the player

The Necessary Event Handlers

- Write event handler classes to match the two handles:
 - E.g. `AcceptHandler` for `AcceptHandle`
 - Adds a new player to the game
 - E.g. `PlayerHandler` for `TCPTextHandle`
 - First input assigns a name to the player
 - Progresses game state by making guesses
 - The names are suggestions, the instructions are agnostic about how you name the internals of the `HangmanGame`, as long the implementation is readable and clearly documented

Starting the Game


- The game server is started by:
 - Creating a new HangmanGame with the command line arguments for the hidden word and the number of guesses
- Inside the HangmanGame
 - Creating an AcceptHandler and adding it to the Dispatcher
 - Call `handleEvents()` on the Dispatcher
 - The call to `handleEvents()` will block until the game ends
 - The entire application (= JVM) exits

Discussion: Reactor Task-B Solution



The Dispatcher

The "main" thread will initialize the Dispatcher with one or more handlers, then call `handleEvents()`.



Changing application state can involve adding new handlers to the Dispatcher as well as removing existing handlers. Note that it is the "main" thread that executes these changes.

Q&A