SYCL II

Soner Steiner

Intel certified oneAPI Instructor VSC/TU-WIEN


Overview

- Manage the data transfer
 Buffers and Unified Shared Memory
- Basic parallel kernels
- ND-Range kernels
- Sub-groups
- Reductions

CSC WS 2024, Helsinki intel.

Programmers' perspective: Three things to consider

- 1. Offload the code to device
- 2.Manage the transfer of Data
- 3.Implement Parallelism




Memory Models

• Buffer Memory Model – abstract view of memory that can be local to the host or a device, and is accessible via accessors.

- Unified Shared Memory (USM)- pointer-based approach for memory model that os familiar for C++ programmers.
- Images: a special type of buffer that has an extra functionality specific to image processing

Task Graphs (Directed Acyclic Graph)



 Dependency resolution and node execution are controlled by the runtime

Dependencies
 determine the order
 that kernels are
 executed in

 Dependencies can be explicit or implicit

Explicit Dependencies Using Events

```
constexpr int N = 101;
int main()
   queue q;
   int *data = malloc shared<int>(N, q);
   auto e = q.parallel for(N, [=] (id<1> i) { data[i] = i ;} );
   q.submit( [&] (handler &h)
       h.depends on(e);
       h.single task([=] ()
                for(int i = 1; i < N; ++i)
                    data[0] += data[i];
           } );
   q.wait();
   std::cout << "printing sum after computation \n" ;</pre>
   std::cout << data[0] << " ";</pre>
   std::cout << "\n" ;
}
```

Create event to initialize the data in kernel1

 Kernel2 sums up the elements

• 5050

Buffer Memory Model

Buffers encapsulate data shared between host and device

Accessors provide access to data stored in buffers and create data dependencies in the graph.

Unified Shared Memory (USM)

provides an alternative pointer-based mechanism for managing memory

```
queue q:
std::vector<int> v(N, 3);
    buffer buf(v);
    q.submit( [&] (handler& h)
        accessor a(buf, h, write only);
        h.parallel for(N, [=] (auto i) { a[i] = i; } );
     } );
for (int i = 0; i < N; i++) std::cout << v[i] << " ";
```

Buffer Creation - two approaches

 Construct a new buffer using sycl::range to specify the size, data will not be initialized!

Create buffer from existing data, data will be copied!
 Buffer(T, hostData,
 const sycl::range<dimensions> &bufferRange,
 const sycl::property_list &proplist={});

Examples of Buffer Creation

```
Buffer for vectors
buffer b1{v};
buffer b2{v.begin(), v.end()};
// create a buffer of ints from std:array
std::array<int, 42> data;
                                                                 Buffer for std::array
buffer b3{data};
 // create a buffer of 5 doubles and initialize it from
// a host pointer
double dd[5] = {1.1, 2.2, 3.14, 4.4, 5.5};
                                                                Buffer from a host pointer
buffer b4{dd, range{5} };
std::cout << "printing v before computation \n" ;</pre>
for (int i = 0; i < N; i++) std::cout << v[i] << " ";
std::cout << "\n" ;
```

intel.

Accessors

Only means of accessing data in Buffers!

They create the dependencies for the runtime.

intel.

Accessor Modes

Access Mode	Description	
read_only	Read only Access	
write_only	Write-only accessor Previous Contents not discarded	
read_write	Read and Write access	

CSC WS 2024-02, Helsinki intel. 1

Code Walkthrough

```
#include <CL/sycl.hpp>
using namespace sycl;
int main() {
std::vector<float> A(1024, 1.0f), B(1024, 2.0f), C(1024);
      buffer bufA {A}, bufB {B}, bufC {C};
      queue q;
      q.submit([&](handler &h) {
          auto A = bufA.get access(h, read only);
          auto B = bufB.get access(h, read only);
          auto C = bufC.get access(h, write only);
          h.parallel for(1024, [=](auto i){
              C[i] = A[i] \uparrow + B[i];
          });
      });
```

CSC WS 2024-02, Helsinki intel. 1

Host Accessor (up to now our accessors have been in the command group)

- The Host Accessor is an accessor which uses host buffer access target.
- Host accessors make data available for access on the host.
- They synchronize with the host by defining a new dependence between the currently accessing graph and the host.
- Creating host accessor is a blocking call.

Some Dependency Patterns

intel.


Linear Dependence Using In-order queue

Create In-order queue

Initialize the data in Kernel 1

Kernel 2 sums up the elements

```
constexpr int N=42;
int main()
    queue Q{property::queue::in order()};
    int *data = malloc shared<int>(N,Q);
    Q.parallel for(N, [=](id<1>i) { data[i] = 1; });
    Q.single task([=]()
        for(int i=1; i < N; ++i)
            data[0] += data[i];
      });
    Q.wait();
    assert(data[0] == N);
    for(int i = 0; i < N; ++i)
        std::cout << data[i] << " ":
    std::cout << "\n";
    return 0;
```




Linear Dependence Using Buffers and Accessors

Use Buffers and Accessors to Initialize the data in Kernel1

Kernel 2 sums up the elements

```
constexpr int N=101;
int main()
  queue q;
  buffer <int> data{ range{N} };
  q.submit( [&] (handler &h)
       accessor a{data, h};
       h.parallel for(N, [=] (id<1> i) { a[i] = i; } );
     } );
  q.submit( [&] (handler &h)
      accessor a{data, h};
      h.single task([=] ()
           for(int i = 1; i < N; ++i)
               a[0] += a[i];
       } );
     } );
  host accessor h a{data};
   std::cout << h a[0] << "\n";</pre>
   return 0;
```



5050

CSC WS 2024, Helsinki intel.

Unified shared memory (USM)


USM provides a pointer-based alternative in SYCL

- Simplifies porting to an accelerator
- Gives programmers the desired level of control
- Complementary to buffers

intel.

Developer View of USM

Developers can reference the same memory object in host and device code with USM



CSC WS 2024-02, Helsinki intel. 1

Unified shared memory (USM)

USM provides both explicit and implicit models for managing memory.

Allocation Type	Description	Accessible on HOST	Accessible on DEVICE
device	Allocations in device memory (explicit)	NO	YES
host	Allocations in host memory (implicit)	YES	YES
shared	Allocations can migrate between host and device memory	YES	YES
	(implicit)		

Automatic data accessibility and explicit data movement supported.

USM - Explicit Data Movement

```
queue q;
int hostArray[N];
                                                                malloc device
int *deviceArray = (int*) malloc device(N * sizeof(int), q);
for(int i = 0; i < N; ++i) hostArray[i] = i;
// copy hostArray tp deviceArray
                                                                  mem copy
q.memcpy(deviceArray, &hostArray[0], N*sizeof(int));
q.wait();
q.submit( [&] (handler &h)
   h.parallel for(N, [=] (auto ID)
           deviceArray[ID] = ID*ID ;
       });
 q.wait();
//copy deviceArray back to hostArray
q.memcpy(&hostArray[0], deviceArray, N*sizeof(int));
                                                                       mem copy
q.wait();
free(deviceArray, q);
```

CSC WS 2024-02, Helsinki intel. 2

USM - Implicit Data Movement

```
queue q;
int *hostArray = (int*) malloc host(N * sizeof(int), q);;
int *sharedArray = (int*) malloc shared(N * sizeof(int), q);
for(int i = 0; i < N; ++i) hostArray[i] = i;
q.submit( [&] (handler &h)
    h.parallel for(N, [=] (auto ID)
            sharedArray[ID] = hostArray[ID] * hostArray[ID];
       });
 } );
  q.wait();
for (int i = 0; i < N; i++) hostArray[i] = sharedArray[i] ;</pre>
free(hostArray, q);
free(sharedArray, q);
```

malloc_host malloc_shared

intel.

Unified Shared Memory – When to use it?

SYCL* Buffers are powerful and elegant

 Use if the abstraction applies cleanly in your application, and/or buffers aren't disruptive to your development

USM provides a familiar pointer-based C++ interface

- Useful when porting C++ code to SYCL, by minimizing changes
- Use shared allocations when porting code, to get functional quickly
- Note that shared allocation is not intended to provide peak performance out of box
- Use explicit USM allocations when controlled data movement is needed

2

No accessors in USM

Dependences must be specified explicitly using events


- queue.wait()
- wait on event objects
- use the depens_on method inside a command group

intel.

```
queue q;
int *data = (int*) malloc shared(N * sizeof(int), q);
for(int i = 0; i < N; ++i) data[i] = i;
q.submit( [&] (handler &h)
    h.parallel for<class taskA>(range<1> (N), [=] (id<1> i)
            data[i] += 1;
  } );
q.wait();
q.submit([&] (handler &h)
    h.parallel for<class taskB>(range<1> (N), [=] (id<1> i)
            data[i] += 2;
        } );
  } );
q.wait();
g.submit([&] (handler &h)
    h.parallel for<class taskC>(range<1> (N), [=] (id<1> i)
            data[i] += 3;
        } );
  } );
q.wait();
for (int i = 0; i < N; i++) std::cout << data[i] << " ";</pre>
free(data, q);
```


Explicit wait() used to ensure Data dependency is maintained

wait() will block execution on host



```
queue a:
int* data = malloc shared<int>(N, q);
for(int i = 0; i < N; ++i) data[i] = i;
auto e1 = q.submit( [&] (handler &h)
    h.parallel for<class taskA>(range<1> (N), [=] (id<1> i)
            data[i] += 1;
  } );
  auto e2 = q.submit( [&] (handler &h)
    h.depends on(e1):
    h.parallel for<class taskB>(range<1> (N), [=] (id<1> i)
            data[i] += 2;
  } );
// non-blocking: execution of host code is possible
q.submit( [&] (handler &h)
    h.depends on(e2):
    h.parallel for<class taskC>(range<1> (N), [=] (id<1> i)
            data[i] += 3;
  } );
  q.wait();
std::cout << "printing data after computation \n" ;</pre>
for (int i = 0; i < N; i++) std::cout << data[i] << " ";</pre>
free(data, q);
```

use depends_on method to let command group handler know that specified event should be complete before specified task can execute.




CSC WS 2024-02, Helsinki intel

```
queue q{property::queue::in order()};
int* data = malloc shared<int>(N, q);
for(int i = 0; i < N; ++i) data[i] = i;
g.submit( [&] (handler &h)
    h.parallel for<class taskA>(range<1> (N), [=] (id<1> i)
            data[i] += 1;
q.submit([&] (handler &h)
    h.parallel for<class taskB>(range<1> (N), [=] (id<1> i)
            data[i] += 2;
  } );
q.submit([&] (handler &h)
    h.parallel for<class taskC>(range<1> (N), [=] (id<1> i)
            data[i] += 3;
  } );
q.wait();
free(data, q);
```

use in_queue property for the queue


Execution will not overlap even
If the queues have no data dependency



CSC WS 2024-02, Helsinki intel. 26


```
queue q;
int *data1 = (int*) malloc shared(N * sizeof(int), q);
int *data2 = (int*) malloc shared(N * sizeof(int), q);
for(int i = 0; i < N; ++i){ data1[i] = 10; data2[i] = 20;}
auto e1 = q.submit( [&] (handler &h)
    h.parallel for<class taskA>(range<1> (N), [=] (id<1> i)
            data1[i] += 1;
       } );
  } ):
auto e2 = q.submit( [&] (handler &h)
    h.parallel for<class taskB>(range<1> (N), [=] (id<1> i)
            data2[i] += 2;
       } );
 } ):
g.submit( [&] (handler &h)
   h.depends on({e1, e2}):
    h.parallel for<class taskC>(range<1> (N), [=] (id<1> i)
            data1[i] += data2[i];
       } );
 q.wait(
for (int 1 = 0; i < N; i++) std::cout << data1[i] << " ";
free(data1, q); free(data2, q);
```

use depends_on() method to let command group handler know that specified events should be complete before specified tasks can execute.



```
queue q;
int* data1 = malloc shared<int>(N, q);
int* data2 = malloc shared<int>(N, q);
for(int i = 0; i < N; ++i){ data1[i] = 10; data2[i] = 20;}
auto e1 = q.parallel for<class taskA>(range<1> (N), [=] (id<1> i)
            data1[i] += 1;
auto e2 = q.parallel for<class taskB>(range<1> (N), [=] (id<1> i)
            data2[i] += 2;
q.parallel for<class taskC>(range<1> (N), \{e1, e2\}, [=] (id<1> i)
            data1[i] += data2[i];
 q.wait(
free(data1, q); free(data2, q);
```

A more simplified way of specifying dependency as parameter of parallel_for



CSC WS 2024-02, Helsinki intel. 2


Unified Shared Memory

Summary

- What is Unified Shared Memory (USM)?
- Implicit and Explicit data movement between host and device
- Handling data dependency in multiple kernel tasks using wait event, depends_on method and in order queue property

Programmers' perspective: Three things to consider

- 1. Offload the code to device
- 2.Manage the transfer of Data
- 3.Implement Parallelism





intel.

Three forms of Parallel Kernels

Basic Parallel Kernels

ND-range Parallel Kernels





ND-Range

Hierarchical Parallel Kernels ('Experimental alternative syntax')

- Parallel kernel allows multiple instances of an operation to execute in parallel.
- Useful to offload parallel execution of a basic for-loop in which each iteration is completely independent and in any order.
- Parallel kernels are expressed using the parallel_for function.
- Up to the programmer to handle/confirm that there are no dependencies.

for-loop in CPU application

```
for(int i = 0; i < N; ++i)
{
    c[i] = a[i] + c[i] ;
}</pre>
```

Offload to a accelerator using parallel_for

```
h.parallel_for(range<1>(N), [=](id<1> i)
{
    C[i] = A[i] + B[i];
});
```

The functionality of basic parallel kernels is exposed via range, id and item classes

- range class is used to describe the iteration space of parallel execution
- id class is used to index an individual instance of a kernel in a parallel execution

```
h.parallel_for(range<1>(N), [=](id<1> idx)
{
    //CODE THAT RUNS ON DEVICE
});
```

The functionality of basic parallel kernels is exposed via range, id and item classes

- range class is used to describe the iteration space of parallel execution
- id class is used to index an individual instance of a kernel in a parallel execution
- item class represents an individual instance of a kernel function, exposes additional functions to query properties of the execution range

```
h.parallel_for(range<1>(N), [=](id<1> idx)
{
    //CODE THAT RUNS ON DEVICE
});
```

```
h.parallel_for(range<1>(N)) [=] (item<1> item)
{
    auto idx = item.get_id();
    auto R = item.get_range();
    //CODE THAT RUNS ON DEVICE
});
```

The functionality of basic parallel kernels is exposed via range, id and item classes


- Dimensionality
 <1>, <2> or <3>
 is templated and must be declared at COMPILE time
- Size is dynamic passed to constructor at runtime

```
h.parallel_for(range<1>N), [=](id<1> idx)
{
    //CODE THAT RUNS ON DEVICE
});
```

```
h.parallel_for(range<1>[N)] [=](item<1> item)
{
    auto idx = item.get_id();
    auto R = item.get_range();
    //CODE THAT RUNS ON DEVICE
});
```

ND-range Kernels


- ND-range kernels enable low level performance tuning by providing access to local memory and mapping executions to compute units on hardware.
- The entire iteration space is divided into smaller groups called work-groups, work-items within a work-group are scheduled on a single compute unit on hardware.
- The grouping of kernel executions into work-groups will allow control of resource usage and load balance work distribution.



ND-Range


CSC WS 2024-02, Helsinki intel. 3

SYCL Thread Hierarchy and Mapping




Covered later

SYLC Thread Hierarchy and Mapping



ND-range Kernels

- Basic Parallel Kernels are easy way to parallelize a for-loop but does not allow performance optimization at hardware level.
- ND-range kernel is another way to express parallelism which enable low level performance tuning by providing access to local memory and mapping executions compute units on hardware.
 - The entire iteration space is divided into smaller
 groups called work-groups, work-items within a
 work-group are scheduled on a single compute unit
 on hardware.
 - The grouping of kernel executions into workgroups will allow control of resource usage and load balance work distribution.



ND-Range

ND-range Kernels

The functionality of nd_range kernels is exposed via nd_range and nd_item classes

nd_range class represents a grouped execution range using global execution range and the local execution range of each work-group.

nd_item class represents an individual instance of a kernel function and allows to query for work-group range and index.


Understand how Sub-Groups map to GPU hardware

Understand how using Sub-Groups shuffle operations can achieve better performance and avoid repeated global memory access

Write a SYCL program using Sub-Group and group algorithms to accomplish computation

Sub-groups are a subset of the work-items that are executed Simultaneously or with additional scheduling guerantees.


Leveraging sub-groups will help to map execution to low level hardware and may help in achieving higher performance.




Work-item Sub-group Work-group ND-Range

 A subset of work-items withing a work-group that may map to vector hardware.

- Why use sub-groups?
 - Work-items in a sub_group can communicate directly using shuffle operations
 - Work-items in a sub_group can synchronize using sub_group barriers and guarantee memory consistency using sub_group memory fences
 - Work-items in a sub_group have access to sub_group collectives, providing fast implementations of common parallel patterns.



- Sub-group = subset of work-items withing a work-group
- Parallel execution with ND-RANGE kernel helps to get access to work-group and sub-group



Work-item Sub-group Work-group ND-Range

```
h.parallel_for(nd_range<1>(N,B), [=](nd_item<1> item)
{
    auto sg = item.get_sub_group();
    // KERNEL CODE
});
```

sub_group class

 The sub-group handle can be obtained from the nd_item using the get_sub_group().

- Once you have the sub-group handle, you can query for more information about the subgroup, do shuffle operations or use collective functions.
- Explicit kernel attribute
 [[intel::reqd_sub_group_size(N)]]
 to control the sub-group size

The sub-group handle can be quired to get other information:

- get_local_id() returns the index of the work-item within its subgroup
- get_local_range() returns the size of sub_group
- get_group_id() returns the index of the sub-group
- get_group_range() returns the number of sub-groups within the parent work-group

```
h.parallel_for(nd_range<1>(N,B), [=](nd_item<1> item){
         auto sg = item.get_sub_group();
        if(sg.get_local_id() == 0){
            out << "sub_group id: " << sg.get_group_id()[0]</pre>
                << " of " << sg.get_group_range()
                << ", size=" << sg.get_local_range()[0]
                                          << endl;
});
```

```
sub_group id: 1 of 4, size=16
sub_group id: 3 of 4, size=16
sub_group id: 2 of 4, size=16
sub_group id: 0 of 4, size=16
```

Sub-group Shuffles

- One of the most useful features of sub-groups is the ability to communicate directly between individual work-items without explicit memory operations.
- Shuffle operations enable us to remove work-group local memory usage from our kernels and/or to avoid unnecessary repeated accesses to global memory.

```
h.parallel_for(nd_range<1>(N,B), [=](nd_item<1> item){
               sg = item.get_sub_group();
        auto
        size_t i = item.get_global_id(0);
        /* Shuffles */
        //data[i] = sg.shuffle(data[i], 2);
        //data[i] = sg.shuffle_up(0, data[i], 1);
        //data[i] = sg.shuffle_down(data[i], 0, 1);
        data[i] = sg.shuffle_xor(data[i], 1);
});
```

```
x: 0 1 2 3 4 5 6 7

mask: 1 1 1 1 1 1 1 1

shuffle_xor(x, mask): 1 0 3 2 5 4 7 6
```

Sub-group Collectives

- The collective functions provide implementations of closely- related common parallel patterns.
- Providing these implementations as library functions increases developer productivity and gives implementations the ability to generate highly optimized code for individual target devices.

```
h.parallel_for(nd_range<1>(N,B), [=](nd_item<1> item){
        auto sg = item.get_sub_group();
        size_t i = item.get_global_id(0);
        /* Collectives */
        data[i] = reduce(sg, data[i],
                                         plus<>())
        //data[i] = reduce(sg, data[i], std::maximum<>());
        //data[i] = reduce(sq, data[i], std::minimum<>());
});
```

Sub Groups

Sub-Group Group Algorithms

- Group algorithms provide implementations of closelyrelated common parallel patterns.
- Providing implementations as library functions increases developer productivity and gives implementations the ability to generate highly optimized code for individual target devices.

```
h.parallel for(nd_range<1>(N,B),[=](nd_item<1> item)
{
      auto sg = item.get sub group();
      size t i = item.get_global_id(0);
      /* Collectives */
      data[i] = reduce(sg, data[i], plus<>());
      //data[i] = reduce(sg, data[i], maximum<>());
      //data[i] = reduce(sg, data[i], minimum<>());
});
```

Specifying the Sub-Group Size

The sub-group size can be configured separately for each kernel.

The set of available sub-group sizes is hardware-specific

The sub-group size can be tuned even for kernels that do not use the sub_group class (e.g. to tune for SIMD width and register usage).

Sub Groups

Summary

- What are Sub-Groups?
- Why are they useful?
- Learned about sub-group shuffle operations and using sub-group collectives

Reductions

A reduction produces a single value by combining multiple values in an unspecified order.

- Parallelizing reductions can be tricky because of the nature of computation and accelerator hardware.
- SYCL 2020 introduces a simplified approach for reductions in heterogenous programming

Simple Reduction

Let's look a simple reduction example: *Addition of N items*

A simple for-loop in kernel function can accomplish reduction.


But, for-loop is not efficient and does not take advantage of parallelism in hardware.

```
queue q;
int *data = malloc shared<int>(N, q);
for (int i = 0; i < N; i++) data[i] = i;</pre>
q.single task([=]()
  int sum = 0:
  for(int i = 0; i < N; i++)
      sum += data[i]:
  data[0] = sum;
}).wait();
std::cout << "Sum = " << data[0] << std::endl;</pre>
```

Parallelizing Reductions



work-group executions are mapped to Compute Units on hardware.



Reduction can be parallelized by first reducing items in each work-group using ND-range kernel, multiple work-groups can execute in parallel depending on number of compute units on hardware.

Work-Group Reduction

ND-Range kernel can be used to compute sum of all items in each work-group

reduce() function will
simplify reduction of items
in a work-group

A simple for-loop in single_task kernel function can then accomplish final reduction of each work-group sums.

```
q.parallel for(nd range<1>(N, B), [=](nd item<1> item)
  auto wg = item.get group();
  size t i = item.get global id(0);
  //# Adds all elements in work group using work group reduce
 int sum wg = reduce(wg, data[i], plus<>());
  //# write work group sum to first location for each work group
  if (item.get local id(0) == 0) data[i] = sum wg;
});
q.single task([=]()
  int sum = 0;
                                      code is still
                                      complex with 2
  for(int i=0;i<N;i+=B){</pre>
      sum += data[i];
  data[0] = sum;
```

Simplified Reduction

SYCL 2020 introduces reduction object in parallel for

reduction object in parallel for encapsulates the reduction variable, an optional operator identity and the reduction operator.

Removes the need for two step approach using two kernel functions.

```
queue q;
auto data = malloc shared<int>(N, q);
for (int i = 0; i < N; i++) data[i] = i;
auto sum = malloc shared<int>(1, q);
sum[0] = 0;
q.parallel for(nd range<1>{N, B},
           reduction(sum, plus<>()), [=](nd item<1> it, auto& sum)
     int i = it.get global id(0);
     sum += data[i]:
}).wait();
std::cout << "Sum = " << sum[0] << std::endl;</pre>
```

Multiple Reductions in one kernel

```
myQueue.submit([&](handler& cgh)
  // Input values to reductions are standard accessors (or USM pointers)
  auto inputValues = accessor(valuesBuf, cgh);
  // Create temporary objects describing variables with reduction semantics
  auto sumReduction = reduction(sumBuf, cgh, plus<>());
  auto maxReduction = reduction(maxBuf, cgh, maximum<>());
  // parallel for performs two reduction operations
  cgh.parallel for(range<1>{1024}, sumReduction, maxReduction,
    [=](id<1> idx, auto& sum, auto& max)
      sum += inputValues[idx];
      max.combine(inputValues[idx]);
 });
});
```

Useful Links

Open source projects

oneAPI Data Parallel C++ compiler: github.com/intel/llvm

Graphics Compute Runtime: Graphics github.com/intel/compute-runtime

Compiler: <u>github.com/intel/intel-graphics-compiler</u>

SYCL 2020:

tinyurl.com/sycl2020-spec

DPC++ Extensions:

tinyurl.com/dpcpp-ext

Environment Variables:

tinyurl.com/dpcpp-env-vars

DPC++ book:

tinyurl.com/dpcpp-book

SYCL Academy

<u>github.com/codeplaysoftware/sycla</u> cademy/tree/main

Code samples:

github.com/intel/llvm/tree/sycl/sycl/test github.com/intel/llvm/tree/sycl/sycl/test-e2e github.com/oneapi-src/oneAPI-samples

Hands-on Exercises

SYCL Lab 2 - Unified Shared Memory

Notices and Disclaimers

- Performance varies by use, configuration and other factors. Learn more at www.Intel.com/PerformanceIndex
- Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See backup for configuration details. No product or component can be absolutely secure.
- You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.
- The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.
- No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this
 document, with the sole exception that a) you may publish an unmodified copy and b) code included in this
 document is licensed subject to the Zero-Clause BSD open source license (0BSD),
 https://opensource.org/licenses/0BSD. You may create software implementations based on this document and in
 compliance with the foregoing that are intended to execute on the Intel product(s) referenced in this document. No
 rights are granted to create modifications or derivatives of this document.
- No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document, with the sole exception that code included in this document is licensed subject to the Zero-Clause BSD open source license (OBSD), http://opensource.org/licenses/0BSD.
- No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this
 document.
- Code names are used by Intel to identify products, technologies, or services that are in development and not publicly available. These are not "commercial" names and not intended to function as trademarks.
- © Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

Back Up Details about Intel® oneAPI Toolkits


Intel® oneAPI Base Toolkit

Accelerate Data-centric Workloads

A core set of core tools and libraries for developing high-performance applications on Intel® CPUs, GPUs, and FPGAs.

Who Uses It?

- A broad range of developers across industries
- Add-on toolkit users since this is the base for all toolkits



Intel® oneAPI Base Toolkit

Accelerate Data-centric Workloads

Top Features/Benefits

- Data Parallel C++ compiler, library and analysis tools
- SYCLomatic / DPC++ Compatibility tool helps migrate CUDA code to C++ with SYCL
- Python distribution includes accelerated scikit-learn, NumPy, SciPy libraries
- Optimized performance libraries for threading, math, data analytics, deep learning, and video/image/signal processing

<u>Learn More</u>


Intel® oneAPI HPC Toolkit

Accelerate Data-centric Workloads

A core set of core tools and libraries for developing high-performance applications on Intel® CPUs, GPUs, and FPGAs.

Who Uses It?

- A broad range of developers across industries
- Add-on toolkit users since this is the base for all toolkits



Intel® oneAPI HPC Toolkit

Accelerate Data-centric Workloads

Top Features/Benefits

- Data Parallel C++ compiler, library and analysis tools
- SYCLomatic / DPC++ Compatibility tool helps migrate CUDA code to C++ with SYCL
- Python distribution includes accelerated scikit-learn, NumPy, SciPy libraries
- Optimized performance libraries for threading, math, data analytics, deep learning, and video/image/signal processing

Summary

- oneAPI cross-architecture, one source programming model provides freedom of XPU choice.
 Apply your skills to the next innovation, not to rewriting software for the next hardware platform.
- Intel® oneAPI Toolkit products take full advantage of accelerated compute by maximizing performance across Intel CPUs, GPUs, and FPGAs.
- Develop confidently with a proven set of crossarchitecture libraries and advanced tools that interoperate with existing performance programming models.





Intel® oneAPI HPC Toolkit

Accelerate Data-centric Workloads

Top Features/Benefits

- Data Parallel C++ compiler, library and analysis tools
- SYCLomatic / DPC++ Compatibility tool helps migrate CUDA code to C++ with SYCL
- Python distribution includes accelerated scikit-learn, NumPy, SciPy libraries
- Optimized performance libraries for threading, math, data analytics, deep learning, and video/image/signal processing