# Accelerating numerical libraries for Python using FPGAs

**Gerbrand De Laender** 

Supervisors: prof. dr. ir. Erik D'Hollander & prof. dr. ir. Dirk Stroobandt





#### **Overview**

- 1. Problem statement
- 2. Thesis goals
- 3. Methodology & implementation
- 4. Results
- 5. Conclusion
- 6. Questions





## Problem statement


--







#### Numerical libraries for Python

- Python is a high productivity language
- Growing popularity for numerical computing
- NumPy is the de-facto standard and has a powerful ndarray object






#### FPGA acceleration using Zynq-7000 SoC





#### Controlling FPGA from Python: PYNQ

- PYNQ presents programmable logic circuits as hardware libraries or *overlays*
- Hardware cores can be controlled using a Python API



### Accelerating numerical libraries for Python using FPGAs


- Many open-source projects... but hardly any that are focussed on NumPy/SciPy
- Many computations accommodate hardware acceleration

Implement in hardware

Expected to give an order of magnitude speed-up




PYNQ fractal factory



**Gaussian Naive Bayes** NTUA

Giorgos Tzanos




Open Source RFSoC Spectrum Analyzer

Southeast University, China;

PYNQ ORB feature extractor







## Thesis goals






#### Thesis goals

- i. **Exploring the interface** between Python and the FPGA.
- Implementing selected Python library procedures in hardware using high-level synthesis.
- iii. Optimising the hardware library routines for maximum acceleration.
- iv. Creating a mechanism in Python that allows to **transparently invoke a routine** from the hardware library at run-time.
- v. Accelerating a numerical application in Python.





## Methodology & implementation

\_\_\_





#### (1) Identification of hardware procedures

Which numerical methods are suitable for FPGA acceleration?




Streaming I/O



Low memory footprint





High number of computations





#### (1) Identification of hardware procedures





#### (2) Algorithmic description of procedures

Introduction of streaming behaviour

#### Algorithm 1 Processing of stream(s) using an element-wise operation.

```
1: function ProcessStreams(a[,b],c[,d],length)
```

- $i \leftarrow 0$
- 3: **while** i < length **do**
- 4:  $c_i[, d_i] \leftarrow f(a_i[, b_i])$
- 5:  $i \leftarrow i + 1$
- 6: end while
- 7: end function



▶ f is a unary or binary operation

#### (3) High-level synthesis implementation

- Using a high-level C/C++ description
- Results in a register transfer level (RTL) design
- Functional validation before and after synthesis



```
main: do {
   in1 = read_stream_1(...);  // Read the first input stream.
   in2 = read_stream_2(...);  // Read the second input stream.
   out1 = in1 * in2;  // Do the operation.
   write_stream_1(out1);  // Write to the output stream.
} while(t_last_not_asserted());
```

- Feedback provided by synthesis reports
- Optimise for throughput

HLS pipeline

HLS unroll

HLS dependence

HLS array\_partition

Optimise for resource utilisation


HLS inline

**HLS** allocation

Other directives

**HLS** interface







HLS pipeline

**HLS** unroll


HLS dependence

HLS array\_partition

**HLS** inline




01/09/2021



Master Thesis - Presentation

17



Master Thesis – Presentation

GHENT UNIVERSITY

```
int i = 0;
while(...){
    foo[i] = bar();
    i = (i + 1) \% 4;
                                    foo[0]
                                            foo[1]
                                                    foo[2]
                                                            foo[3]
                                                                     •••
int i = 0;
while(...){
    #pragma HLS dependence variable=foo inter false
    foo[i] = bar();
    i = (i + 1) \% 4;
                                            foo[1]
                                                    foo[2]
                                    foo[0]
                                                            foo[3]
```

**HLS** interface

HLS pipeline

**HLS** unroll

**HLS** dependence

HLS array\_partition

**HLS** inline



**HLS** interface

HLS pipeline


**HLS** unroll

HLS dependence

**HLS array\_partition** 

**HLS** inline

**HLS** allocation






01/09/2021

Master Thesis - Presentation

```
void dummy_1(){
    foo();
void dummy_2(){
    foo();
void top(){
    dummy_1();
    dummy_2();
```



**HLS** interface

**HLS** pipeline


**HLS** unroll

HLS dependence

HLS array\_partition

**HLS** inline

```
void dummy_1(){
    #pragma HLS inline
    foo();
void dummy_2(){
    #pragma HLS inline
    foo();
void top(){
    dummy_1();
    dummy_2();
   GHENT
   UNIVERSITY
                  01/09/2021
```



**HLS** interface

HLS pipeline


**HLS** unroll

HLS dependence

HLS array\_partition

**HLS** inline

```
void top(){
    foo();
    foo();
}
```



**HLS** interface

HLS pipeline

**HLS** unroll

HLS dependence

HLS array\_partition

**HLS** inline



```
void top(){
                                            T<sub>O</sub>P
    foo();
    foo();
                                            F00
void top(){
    #pragma HLS allocation function instances=foo limit=1
    foo();
    foo();
```

**HLS** interface

HLS pipeline

**HLS** unroll

HLS dependence

HLS array\_partition

**HLS** inline


**HLS allocation** 

01/09/2021

UNIVERSITY

#### Hardware accelerator integration

**GHENT** 




#### (6) Creation of lower-level drivers


- Use bare metal drivers to test hardware design without operating system
- Port these drivers to the Linux operating system
  - FPGA uses physical memory addresses
  - Linux uses virtual memory addresses
  - Take this into account when (i) controlling PL
    - (ii) sharing data between PS/PL



#### (6) Creation of lower-level drivers



#### (6) Creation of lower-level drivers



#### (7) Binding of lower-level drivers to Python

- Invoke drivers from a high-level Python application
- Semi-automatic driver generation based on hardware design



**OR** 





#### (7) Binding of lower-level drivers to Python

 $custom\_ip\_bindings.so$ 

```
from pyng iroort allocate, Overlay
from custom_ip_bindings import lib
def custom_ip_python(x1, out):
    assert x1.ndim == out.ndim == 2, "Inputs not supported!"
    lib.custom_ip_c(x1.physical_address, out.physical_address, *x1.shape)
if name == " main ":
   ol = Overlay("<path to bitstream file>")
   x1 = allocate((64, 64), dtype="f4")
   out = allocate((64, 64), dtype="f4")
   custom_ip_python(x1, out)
   x1.freebuffer()
   out.freebuffer()
```




#### (8) Profitability analysis

- Performance gain achieved by hardware accelerator vs. input stream size
- Benchmark to determine crossover point



01/09/2021 MasterThesis – Presentation 31

#### (8) Profitability analysis






#### (9) Acceleration in Python

- Invoke drivers during run-time of a Python program
- Take into account the available accelerators
- Take into account the profitability analysis
- Take into account the validity of parameters
- **ZyPy** module to provide transparency



#### (9) Acceleration in Python



**UNIVERSITY** 



\_\_\_






#### Implemented hardware accelerators

Accelerator name	Covered NumPy procedures	
ufunc_call_f4/i4	f(*)	with f = add, subtract, multiply, true_divide, sin, sqrt, arctan, sinh, exp, log
ufunc_reduce_all_f4/i4	f(g.reduce(h(*))	with f = None, square, exp, log g = add, multiply h = None, add, multiply, square, exp, log, absolute(subtract)
sad_reduce_all_f4	<pre>sum(absolute(subtract(*)))</pre>	
filter_avg_f4	$0.2 * (C + N + E + S + W)^{[1]}$	

<sup>[1]</sup> C = x[1:-1, 1:-1], N = x[1:-1, 0:-2], E = x[2:-1,1:-1], S = x[1:-1, 2:-1], W = x[0:-2,1:-1]




#### Performance of individual accelerators





#### Performance of combination of accelerators







## Conclusion

\_\_\_







#### Conclusion

- Methodology to accelerate numerical libraries in Python using FPGAs
- Custom Python module as drop-in replacement of NumPy
- Integration of multiple hardware accelerators
- Speed-up depends on input size





--





