Skip to content
PCB artwork for the Hackaday Supercon 2019 badge
Makefile
Branch: master
Clone or download
Spritetm Merge pull request #2 from esden/master
Make symbol library paths relative to the project.
Latest commit d2927ab Nov 12, 2019
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
lib
FPGA.bak
FPGA.sch Starting to add fixes for final ver Sep 15, 2019
LICENSE Add CC-BY-SA3.0 license Nov 10, 2019
README.md Add CC-BY-SA3.0 license Nov 10, 2019
fp-lib-table This is proto 3. Sep 15, 2019
hadbadge2019-bom-notes.txt Fix fab drawings to make sense Jun 29, 2019
hadbadge2019-cache.lib Final changes: add some fiducials, clean up vias. Ready for prod, I h… Sep 18, 2019
hadbadge2019.bak New design Jun 2, 2019
hadbadge2019.kicad_pcb Add known issues Nov 10, 2019
hadbadge2019.kicad_pcb-bak Add known issues Nov 10, 2019
hadbadge2019.pro Note oopsie in scl/sda Nov 5, 2019
hadbadge2019.sch Note oopsie in scl/sda Nov 5, 2019
outputs.bak Fix fab drawings to make sense Jun 29, 2019
outputs.sch Add known issues Nov 10, 2019
power.bak Fix fab drawings to make sense Jun 29, 2019
power.sch Add schematics and README. Nov 10, 2019
proto2_oopsies.txt
proto3_oopsies.txt
schematics.pdf Add schematics and README. Nov 10, 2019
sym-lib-table Make symbol library paths relative to the project. Nov 12, 2019

README.md

Hackaday Supercon 2019 Badge: PCB/schematics

This repo contains the schematics and PCB artwork for the Hackaday Supercon 2019 badge. It isn't as cleaned up yet as I want to be, but I hope it works as a reference. Note that there may be some older text and other files floating around in the repo as well.

Known Issues

There are some issues with the final release on the badge. They are collected here. If you find more, feel free to open an issue.

  • The PMOD connector I/O pins are reversed in contrast with the actual PMOD specification. As the Vcc and GND pins are not affected, the connector is still PMOD-compatible. Only the badge silkscreen and the schematics have the wrong pinout, the SoC and software is correct. (Ref here )

  • The SAO connector is messed up: the SCL/SDA lines as well as GPIO1/GPIO2 are swapped. Both the net names in the schematic as well as the silkscreen legend have this issue. Again, as Gnd and Vcc are in the correct locations, this does not influence the functionality.

  • The 8MHz clock oscillator is routed to a non-clock-capable GPIO. While Yosys/Nextpnr doesn't have any real issues with this, the official lattice Diamond software will refuse to use this as a clock pin. As a workaround, you may be able to route it to a clock-capable free pin, then use the input from that pin as a clock. (Ref here )

  • The buttons on the badge are not the intended 4.3mm model, but a larger one. This is caused by the wrong footprint; the footprint actually has the size of the button somewhere in the description, and the Chinese logistics guy dutifully went with that instead of the Taobao link or other things indicating it needs to be 4.3mm.

  • The badge cannot run from an USB power connection. This is intentional, as there's no nice way to feed 5V into the system without adding a fair amount of extra power supply electronics.

License

This hardware is licensed under CC-BY-SA 3.0 A non-legalese summary would be that you're allowed to share and remix these designs, but you should attribute me (Sprite_tm/Jeroen Domburg) for my work, and your new work should be licensed under the same or a similar license. If this license doesn't work for your purposes, feel free to contact me to discuss a different license. Also, optionally, if you do use these designs to build something, I would very much appreciate it if you could send me a copy.

You can’t perform that action at this time.