Control Instructions


	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BR	0	0	0	0	n	Z	р				PC	offs	et9			
JSR	0	1	0	0	1			PCoffset11								
JSRR	0	1	0	0	0	0	0	В	ase	R	0	0	0	0	0	0
RTI	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
JMP	1	1	0	0	0	0	0	В	ase	R	0	0	0	0	0	0
RET	1	1	0	0	0	0	0	1	1	1	0	0	0	0	0	0
TRAP	1	1	1	1	0	0	0	0			Tr	apV	'ectr	nr8		
IIVAF					U	U	U	U			110	ap v	CCIC	טוע		


Conditional Branch Instruction

Branch specifies one or more condition codes. If the specified bit is set, the branch is taken.

- PC-relative addressing: target address is made by adding signed offset (IR[8:0]) to current PC.
- Note: PC has already been incremented by FETCH stage.
- Note: Target must be within 256 words of BR instruction.


If the branch is not taken, the next sequential instruction is executed.







What happens if bits [11:9] are all zero? What happens if bits [11:9] are all one?


BR (PC-Relative): BR_z x4101





What happens if bits [11:9] are all zero? What happens if bits [11:9] are all one?

























■ Check

```
\bullet BR<sub>nzp</sub>
                              ; if (n=1 \text{ or } z=1 \text{ or } p=1) , JMP x4101
             x4101
\bullet BR<sub>n</sub>
             x4101
                              ; if (n=1)
• BR<sub>2</sub> x4101
                              ; if (z=1)
\bullet BR<sub>n</sub>
            x4101
                              ; if (p=1)
                              ; if (n=1 \text{ or } z=1)
\bullet BR<sub>nz</sub>
            x4101
                              ; if (n=1 or p=1)
\bullet BR<sub>np</sub>
             x4101
\bullet BR<sub>zp</sub>
            x4101
                              ; if (z=1 \text{ or } p=1)
BR
              x4101
                              : PC=PC+1
```


■ Set


- If DR < 0, set N=1 and Z=0 and P=0
- If DR = 0, set N=0 and Z=1 and P=0
- If DR > 0, set N=0 and Z=0 and P=1


Jump is an unconditional branch -- <u>always</u> taken.


- Target address is the contents of a register.
- Allows any target address.































	15	14	13	12	11	10	9	8	_ 7	6	5	4	3	2	1	0
TRAP	1	1	1	1	0	0	0	0		t:	raj	PVE	ect	:8		

Calls a service routine, identified by 8-bit "trap vector."

vector	routine
x 23	input a character from the keyboard
x21	output a character to the monitor
x 25	halt the program

Example:

TRAP x23

; Directs the operating system to execute the IN system call.

; The starting address of this system call is contained in memory location x0023.

TRAP 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0


trapvect8

Calls a service routine, identified by 8-bit "trap vector."


vector	routine
x 23	input a character from the keyboard
x 21	output a character to the monitor
x 25	halt the program

When routine is done, PC is set to the instruction following TRAP. (We'll talk about how this works later.)



























TRAP F D EA OP EX S GateMARMUX GateMARMUX GatePC




LC-3 Data Path After Operate Instruction



LC-3 Data Path After Load/Store Instruction



LC-3 Data Path After Control Instruction



LC-3 Data Path

