


Great Idea #1 Turing Machine (Computataional Model)







Instruction Processing: State Transtion




Instruction Processing: Finite State Automata





LC-3 Overview: Memory Map




1

LC-3 ISA Overview


运算指令(Operate Instructions)													
		15	14	13	12	11 10 9	8 7 6	5	4	3	2	1	0
	ADD	0	0	0	1	DR	SR1	0	0 0		ξ	2	
	ADD	0	0	0	1	DR	SR1	1	lmm5				
	AND	0	1	0	1	DR	SR1	0	0	0	Ş	SR2	
	AND	0	1	0	1	DR	SR1	1	lmm5				
	NOT	1	0	0	1	DR	SR1	1	1	1	1	1	1
	Reserved	1	1	0	1								

控制指令(Control Instructions)																	
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (0					
BR	0	0	0	0	n	Z	р			F	PC	offs	set	9			
JSR	OR 0 1 0 0 1 PCoffset11																
JSRR	0	1	0	0	0	0	0	Ba	ase	R	0	0	0	0	0	0	
RTI	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
JMP	1	1	0	0	0	0	0	Ва	ase	R	0	0	0	0	0	0	
RET	1	1	0	0	0	0	0	1	1	1	0	0	0	0	0	0	
TRAP	1	1	1	1	0	0	0	0 TrapVector8									





5








Note: Src and Dst could be the <u>same</u> register.









































this zero means "register mode"






























ADD/AND (Immediate)


this one means "immediate mode"














Data Movement Instructions


取数指令																	
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0															0	
	LD	0 0 1 0 DR PCoffset9															
	LDR	0 1 1 0 DR BaseR PC									Cof	offset6					
	LDI	1	0	1	0		DR PCoffset9										
	LEA	1	1	1	0		DR		PCoffset9								
存数指令																	
_		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ST	0	0	1	1		SR					PC	Coffs	set9			
	STR	0	1	1	1		SR		BaseR PCoffset6								
	STI	1	0	1	1		SR		PCoffset9								


LD (PC-Relative) LD DR, PCoffset9








































ST (PC-Relative) ST SR, PCoffset9


























ST (PC-Relative)






ST (PC-Relative)








LDI (Indirect) LDI DR, PCoffset9





2022/1/8














































STI (Indirect) STI SR, PCoffset9





2022/1/8











































LDR (Base+Offset) LDR DR, BaseR, offset6








2022/1/8


34



































STR (Base+Offset) STR SR, BaseR, offset6





2022/1/8
































LEA (Immediate) LD DR, PCoffset9






2022/1/8


LEA (Immediate): LEA R1, x1AF








74019 | XI | AI | - X31 CC


2022/1/8



















Control Instructions

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BR	0	0	0	0	n	Z	р				PC	offs	et9			
JSR	0 1 0 0 1 PCoffset11															
JSRR	0	1	0	0	0	0	0	В	ase	R	0	0	0	0	0	0
RTI	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
JMP	1	1	0	0	0	0	0	В	ase	R	0	0	0	0	0	0
RET	1	1	0	0	0	0	0	1	1	1	0	0	0	0	0	0
TRAP	1	1	1	1	0	0	0	0			Tr	apV	'ectr	nr8		
IIVAF					U	U	U	U			110	ap v	CCIC	טוע		

2022/1/8


Conditional Branch Instruction


Branch specifies one or more condition codes. If the specified bit is set, the branch is taken.

- PC-relative addressing: target address is made by adding signed offset (IR[8:0]) to current PC.
- Note: PC has already been incremented by FETCH stage.
- Note: Target must be within 256 words of BR instruction.

If the branch is not taken, the next sequential instruction is executed.


2022/1/8







What happens if bits [11:9] are all zero? What happens if bits [11:9] are all one?


BR (PC-Relative): BR_z x4101





What happens if bits [11:9] are all zero? What happens if bits [11:9] are all one?


























■ Check

```
\bullet BR<sub>nzp</sub>
                              ; if (n=1 \text{ or } z=1 \text{ or } p=1) , JMP x4101
             x4101
\bullet BR<sub>n</sub>
             x4101
                              ; if (n=1)
• BR<sub>2</sub> x4101
                              ; if (z=1)
\bullet BR<sub>n</sub>
            x4101
                              ; if (p=1)
                              ; if (n=1 \text{ or } z=1)
\bullet BR<sub>nz</sub>
            x4101
                              ; if (n=1 or p=1)
\bullet BR<sub>np</sub>
             x4101
\bullet BR<sub>zp</sub>
            x4101
                              ; if (z=1 \text{ or } p=1)
BR
              x4101
                              : PC=PC+1
```


■ Set


- If DR < 0, set N=1 and Z=0 and P=0
- If DR = 0, set N=0 and Z=1 and P=0
- If DR > 0, set N=0 and Z=0 and P=1

2022/1/8


Jump is an unconditional branch -- <u>always</u> taken.


- Target address is the contents of a register.
- Allows any target address.








2022/1/8

























TRAP 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

trapvect8

Calls a service routine, identified by 8-bit "trap vector."

vector	routine
x 23	input a character from the keyboard
x21	output a character to the monitor
x 25	halt the program

Example:

TRAP x23

; Directs the operating system to execute the IN system call.

; The starting address of this system call is contained in memory location x0023.

2022/1/8

TRAP 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

trapvect8


Calls a service routine, identified by 8-bit "trap vector."

vector	routine
x 23	input a character from the keyboard
x 21	output a character to the monitor
x 25	halt the program


When routine is done, PC is set to the instruction following TRAP. (We'll talk about how this works later.)

2022/1/8



























TRAP F D EA OP EX S GateMARMUX GateMARMUX GatePC




LC-3 Data Path After Operate Instruction



LC-3 Data Path After Load/Store Instruction



LC-3 Data Path After Control Instruction



LC-3 Data Path

