

# Control Instructions

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>BR</b>	0	0	0	0	n	z	p	PCOffset9								
JSR	0	1	0	0	1	PCOffset11										
JSRR	0	1	0	0	0	0	0	BaseR		0	0	0	0	0	0	0
RTI	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>JMP</b>	1	1	0	0	0	0	0	BaseR		0	0	0	0	0	0	0
RET	1	1	0	0	0	0	0	1	1	1	0	0	0	0	0	0
TRAP	1	1	1	1	0	0	0	0	TrapVector8							

# Conditional Branch Instruction



---

**Branch specifies one or more condition codes.  
If the specified bit is set, the branch is taken.**

- PC-relative addressing:  
**target address** is made by adding signed offset (IR[8:0]) to current PC.
- Note: PC has already been incremented by FETCH stage.
- Note: Target must be within 256 words of BR instruction.


**If the branch is not taken, the next sequential instruction is executed.**

# BR (PC-Relative)




What happens if bits [11:9] are all zero?  
What happens if bits [11:9] are all one?

# BR (PC-Relative): BR<sub>z</sub> x4101





What happens if bits [11:9] are all zero?  
What happens if bits [11:9] are all one?

# BR (PC-Relative)




```
graph LR; F[F] --> D[D]; D --> EA[EA]; EA --> OP[OP]; OP --> EX[EX]; EX --> S[S]; S --> F;
```

# BR (PC-Relative)





# BR (PC-Relative)





# BR (PC-Relative)



# BR (PC-Relative)

---

## ■ Check

- $BR_{nzp}$  x4101 ; if ( $n=1$  or  $z=1$  or  $p=1$ ) , JMP x4101
- $BR_n$  x4101 ; if ( $n=1$ )
- $BR_z$  x4101 ; if ( $z=1$ )
- $BR_p$  x4101 ; if ( $p=1$ )
- $BR_{nz}$  x4101 ; if ( $n=1$  or  $z=1$ )
- $BR_{np}$  x4101 ; if ( $n=1$  or  $p=1$ )
- $BR_{zp}$  x4101 ; if ( $z=1$  or  $p=1$ )
- $BR$  x4101 ;  $PC=PC+1$

## ■ Set


- If  $DR < 0$ , set  $N=1$  and  $Z=0$  and  $P=0$
- If  $DR = 0$ , set  $N=0$  and  $Z=1$  and  $P=0$
- If  $DR > 0$ , set  $N=0$  and  $Z=0$  and  $P=1$

# JMP (Register)


Jump is an unconditional branch -- *always* taken.

- Target address is the contents of a register.
- Allows any target address.


	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JMP	1	1	0	0	0	0	0	Base			0	0	0	0	0	0



# JMP (Register)





# JMP (Register)





```
graph LR; F[F] --> D[D]; D --> EA[EA]; EA --> OP[OP]; OP --> EX[EX]; EX --> S[S]; S --> F;
```

# JMP R7(Register)



# JMP R7(Register)





# TRAP



Calls a **service routine**, identified by 8-bit “trap vector.”

<i>vector</i>	<i>routine</i>
x23	input a character from the keyboard
x21	output a character to the monitor
x25	halt the program

**Example:**

TRAP x23

; Directs the operating system to execute the **IN** system call.

; The starting address of this system call is contained in **memory location x0023**.

# TRAP

---




Calls a **service routine**, identified by 8-bit “trap vector.”


<i>vector</i>	<i>routine</i>
x23	input a character from the keyboard
x21	output a character to the monitor
x25	halt the program

When routine is done,  
PC is set to the instruction following TRAP.  
(We’ ll talk about how this works later.)


# TRAP





# TRAP




# TRAP




# TRAP



# TRAP




# TRAP







# LC-3 Data Path After Operate Instruction



# LC-3 Data Path After Load/Store Instruction



# LC-3 Data Path After Control Instruction



# LC-3 Data Path

