




Great Idea #1 Turing Machine (Computational Model)



Instruction Processing: State Transtion



Instruction Processing: Finite State Automata






Figure C.2 A state machine for the LC-3

LC-3 Overview: Memory Map



LC-3 ISA Overview

运算指令(Operate Instructions)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADD	0	0	0	1	DR		SR1		0	0	0	SR2				
ADD	0	0	0	1	DR		SR1		1	Imm5						
AND	0	1	0	1	DR		SR1		0	0	0	SR2				
AND	0	1	0	1	DR		SR1		1	Imm5						
NOT	1	0	0	1	DR		SR1		1	1	1	1	1	1	1	1
Reserved	1	1	0	1												

控制指令(Control Instructions)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BR	0	0	0	0	n	z	p	PCoffset9								
JSR	0	1	0	0	1	PCoffset11										
JSRR	0	1	0	0	0	0	0	BaseR	0	0	0	0	0	0	0	0
RTI	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
JMP	1	1	0	0	0	0	0	0	BaseR	0	0	0	0	0	0	0
RET	1	1	0	0	0	0	0	0	1	1	1	0	0	0	0	0
TRAP	1	1	1	1	0	0	0	0	TrapVector8							

数据移动指令 (Data Movement Instructions)


取数指令(Load)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LD	0	0	1	0	DR			PCOffset9								
LDR	0	1	1	0	DR			BaseR		PCOffset6						
LDI	1	0	1	0	DR			PCOffset9								
LEA	1	1	1	0	DR			PCOffset9								

存数指令(Store)



	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ST	0	0	1	1	SR			PCOffset9								
STR	0	1	1	1	SR			BaseR		PCOffset6						
STI	1	0	1	1	SR			PCOffset9								

NOT (Register)





*Note: Src and Dst
could be the same register.*



NOT (Register):





NOT (Register):





NOT (Register):





NOT (Register):





NOT (Register):



NOT (Register):




NOT (Register):




ADD/AND (Register)


this zero means "register mode"





ADD/AND (Register)




ADD/AND (Register)



ADD/AND (Register)



ADD/AND (Register)




ADD/AND (Immediate)


this one means "immediate mode"




Note: Immediate field is sign-extended.




ADD/AND (Immediate)



ADD/AND (Immediate)



ADD/AND (Immediate)



```
graph LR; F[F] --> D[D]; D --> EA[EA]; EA --> OP[OP]; OP --> EX[EX]; EX --> S[S]; S --> F;
```

Data Movement Instructions


取数指令

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LD	0	0	1	0	DR			PCOffset9								
LDR	0	1	1	0	DR			BaseR		PCOffset6						
LDI	1	0	1	0	DR			PCOffset9								
LEA	1	1	1	0	DR			PCOffset9								

存数指令

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ST	0	0	1	1	SR			PCOffset9								
STR	0	1	1	1	SR			BaseR		PCOffset6						
STI	1	0	1	1	SR			PCOffset9								



LD (PC-Relative) LD DR, PCoffset9





```
graph LR; F[F] --> D[D]; D --> EA[EA]; EA --> OP[OP]; OP --> EX[EX]; EX --> S[S]; S --> F;
```

```
graph LR; F[F] --> D[D]; D --> EA[EA]; EA --> OP[OP]; OP --> EX[EX]; EX --> S[S]; S --> F;
```



LD (PC-Relative)





LD (PC-Relative)





LD (PC-Relative)





LD (PC-Relative)





ST (PC-Relative) ST SR, PCOffset9





ST (PC-Relative)





ST (PC-Relative)





ST (PC-Relative)





ST (PC-Relative)




ST (PC-Relative)




ST (PC-Relative)





LDI (Indirect) LDI DR, PCOffset9



LDI (Indirect)





LDI (Indirect)





```
graph LR; F[F] --> D[D]; D --> EA[EA]; EA --> OP[OP]; OP --> EX[EX]; EX --> S[S]; S --> F;
```

```
graph LR; F[F] --> D[D]; D --> EA[EA]; EA --> OP[OP]; OP --> EX[EX]; EX --> S[S]; S --> F;
```

LDI (Indirect)




LDI (Indirect)




```
graph LR; F[F] --> D[D]; D --> EA[EA]; EA --> OP[OP]; OP --> EX[EX]; EX --> S[S]; S --> F;
```


LDI (Indirect)




STI (Indirect) STI SR, PCOffset9



STI (Indirect)





STI (Indirect)





```
graph LR; F[F] --> D[D]; D --> EA[EA]; EA --> OP[OP]; OP --> EX[EX]; EX --> S[S]; S --> F;
```



STI (Indirect)




STI (Indirect)





STI (Indirect)




STI (Indirect)





STI (Indirect)





LDR (Base+Offset) LDR DR, BaseR, offset6





LDR (Base+Offset)



LDR (Base+Offset)





LDR (Base+Offset)





```
graph LR; F[F] --> D[D]; D --> EA[EA]; EA --> OP[OP]; OP --> EX[EX]; EX --> S[S]; S --> F;
```


LDR (Base+Offset)





LDR (Base+Offset)





STR (Base+Offset) STR SR, BaseR, offset6



STR (Base+Offset)





STR (Base+Offset)



```
graph LR; F[F] --> D[D]; D --> EA[EA]; EA --> OP[OP]; OP --> EX[EX]; EX --> S[S]; S --> F;
```

STR (Base+Offset)




```
graph LR; F[F] --> D[D]; D --> EA[EA]; EA --> OP1[OP]; OP1 --> EX[EX]; EX --> OP2[OP]; OP2 --> End[ ]; OP2 --> F;
```


```

graph LR
    F[F] --> D[D]
    D --> EA[EA]
    EA --> OP[OP]
    OP --> EX[EX]
    EX --> S[S]
    S --> F
    style S fill:#003366,color:#fff
  
```


LEA (Immediate) LD DR, PCoffset9




LEA (Immediate): LEA R1, x1AF





LEA (Immediate)



LEA (Immediate)



LEA (Immediate)



```
graph LR; F[F] --> D[D]; D --> EA[EA]; EA --> OP[OP]; OP --> EX[EX]; EX --> S[S]; S --> F;
```

Control Instructions

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BR	0	0	0	0	n	z	p	PCOffset9								
JSR	0	1	0	0	1	PCOffset11										
JSRR	0	1	0	0	0	0	0	BaseR		0	0	0	0	0	0	0
RTI	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
JMP	1	1	0	0	0	0	0	BaseR		0	0	0	0	0	0	0
RET	1	1	0	0	0	0	0	1	1	1	0	0	0	0	0	0
TRAP	1	1	1	1	0	0	0	0	TrapVector8							



Conditional Branch Instruction

**Branch specifies one or more condition codes.
If the specified bit is set, the branch is taken.**

- PC-relative addressing:
target address is made by adding signed offset (IR[8:0]) to current PC.
- Note: PC has already been incremented by FETCH stage.
- Note: Target must be within 256 words of BR instruction.


If the branch is not taken, the next sequential instruction is executed.

BR (PC-Relative)




What happens if bits [11:9] are all zero?
What happens if bits [11:9] are all one?

BR (PC-Relative): BR_z x4101




What happens if bits [11:9] are all zero?
What happens if bits [11:9] are all one?



BR (PC-Relative)





BR (PC-Relative)



BR (PC-Relative)



BR (PC-Relative)



```
graph LR; F[F] --> D[D]; D --> EA[EA]; EA --> OP[OP]; OP --> EX[EX]; EX --> S[S]; S --> F;
```

BR (PC-Relative)

■ Check

- BR_{nzp} x4101 ; if ($n=1$ or $z=1$ or $p=1$) , JMP x4101
- BR_n x4101 ; if ($n=1$)
- BR_z x4101 ; if ($z=1$)
- BR_p x4101 ; if ($p=1$)
- BR_{nz} x4101 ; if ($n=1$ or $z=1$)
- BR_{np} x4101 ; if ($n=1$ or $p=1$)
- BR_{zp} x4101 ; if ($z=1$ or $p=1$)
- BR x4101 ; $PC=PC+1$

■ Set


- If $DR < 0$, set $N=1$ and $Z=0$ and $P=0$
- If $DR = 0$, set $N=0$ and $Z=1$ and $P=0$
- If $DR > 0$, set $N=0$ and $Z=0$ and $P=1$

JMP (Register)


Jump is an unconditional branch -- *always* taken.

- Target address is the contents of a register.
- Allows any target address.


	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JMP	1	1	0	0	0	0	0	Base			0	0	0	0	0	0





JMP (Register)





JMP (Register)





JMP (Register)



JMP R7(Register)



JMP R7(Register)



TRAP



Calls a **service routine**, identified by 8-bit “trap vector.”

<i>vector</i>	<i>routine</i>
x23	input a character from the keyboard
x21	output a character to the monitor
x25	halt the program

Example:

TRAP x23

; Directs the operating system to execute the **IN** system call.

; The starting address of this system call is contained in **memory location x0023**.

TRAP




Calls a **service routine**, identified by 8-bit “trap vector.”


<i>vector</i>	<i>routine</i>
x23	input a character from the keyboard
x21	output a character to the monitor
x25	halt the program

When routine is done,
PC is set to the instruction following TRAP.
(We’ ll talk about how this works later.)


TRAP





TRAP



TRAP




TRAP




```
graph LR; F[F] --> D[D]; D --> EA[EA]; EA --> OP[OP]; OP --> EX[EX]; EX --> S[S]; S --> F;
```


TRAP




LC-3 Data Path After Operate Instruction



LC-3 Data Path After Load/Store Instruction



LC-3 Data Path After Control Instruction



LC-3 Data Path

