


Great Idea #1 Turing Machine (Computataional Model)







Instruction Processing: State Transtion




Instruction Processing: Finite State Automata





LC-3 Overview: Memory Map




1

LC-3 ISA Overview


运算指令(Operate Instructions)													
		15 14 13 12 11 10 9 8 7 6 5 4 3 2 1										1	0
	ADD	0	0	0	1	DR	SR1	0	0	0	SR2		2
	ADD	0	0	0	1	DR	SR1	1	lmm5				
	AND	0	1	0	1	DR	SR1	0	0	0	0 SR2		2
	AND	0	1	0	1	DR	SR1	1	lmm5				
	NOT	1	0	0	1	DR	SR1	1	1	1	1	1	1
	Reserved	1	1	0	1								

控制指令(Control Instructions)																	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
BR	0	0	0	0	n	Z	р	PCoffset9									
JSR	0	1	1 0 0 1 PCoffset11														
JSRR	0	1	0	0	0	0	0	Ba	ase	R	0	0	0	0	0	0	
RTI	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
JMP	1	1	0	0	0	0	0	BaseR			0	0	0	0	0	0	
RET	1	1	0	0	0	0	0	1	1	1	0	0	0	0	0	0	
TRAP	1	1	1	1	0	0	0	0	TrapVector8								





5








Note: Src and Dst could be the <u>same</u> register.









































this zero means "register mode"


























ADD/AND (Immediate)

this one means "immediate mode"

