
形式化方法导引 Lab2

PB20111686 黄瑞轩

需要实现的模型

A first-attempt model:



建模尝试

这个问题中有两个实体(进程),分别命名为 p1,p2,其状态空间为 $\{n,t,c\}$,以 p1 为例,其初始化及转移逻辑 应如下所示:

```
1
   ASSIGN
2
       init(p1.s) := n;
3
       next(p1.s) :=
4
            case
5
                p1.s = n : t;
6
                p1.s = t & p2.s != c : c;
7
                p1.s = t & p2.s = c : t;
8
                p1.s = c : n;
9
            esac;
```

但如果直接按此逻辑声明两个进程模块,则会导致并发问题,即某一时刻二者同时行动,比如都为 t,此时双方都满足 pi.s=t & $pj.s\neq c$,二者就可能进入 p1.s=p2.s=c 的状态,导致 safety 不满足。

```
1
    -- specification AG !(p1 = c & p2 = c) is false
 2
    -- as demonstrated by the following execution sequence
 3
    Trace Description: CTL Counterexample
 4
    Trace Type: Counterexample
      -> State: 1.1 <-
 5
 6
       p1 = n
 7
        p2 = n
 8
      -> State: 1.2 <-
 9
      p1 = t
        p2 = t
10
     -> State: 1.3 <-
11
       p1 = c
12
        p2 = c
13
```

经搜寻,发现将变量声明成 process 可以保证每次只有一个变量活跃,避免上面的问题。并且需要给将被声明成 process 的 proc 模块添加 FAIRNESS running 保证不卡死。整个模块的结构如下所示:

```
MODULE proc(another s)
 1
 2
        VAR
 3
            s: { n, t, c };
 4
        ASSIGN
 5
            -- init & next definition
 6
        FAIRNESS
 7
            running
 8
 9
    MODULE main
10
        VAR
            p1 : process proc(p2.s);
11
12
            p2 : process proc(p1.s);
13
14
        -- CTLSPECs
```

这样写后,发现 process 产生了自环,很难消除,最终决定使用翻译状态的方法:

```
MODULE main
 1
 2
        VAR
             s: { s0, s1, s2, s3, s4, s5, s6, s7 };
 3
 4
 5
        ASSIGN
            init(s) := s0;
 6
 7
            next(s) := case
                 s = s0 : { s1, s5 };
 8
 9
                 s = s1 : { s2, s3 };
10
                 s = s2 : { s0, s4 };
                 s = s3 : { s4, s7 };
11
                 s = s4 : s5;
12
                 s = s5 : { s3, s6 };
13
14
                 s = s6 : { s0, s7 };
```

```
15
               s = s7 : s1;
16
            esac;
17
18
        DEFINE
            n1 := s = s0 | s = s5 | s = s6;
19
20
            t1 := s = s1 | s = s3 | s = s7;
21
            c1 := s = s2 | s = s4;
            n2 := s = s0 | s = s1 | s = s2;
2.2
            t2 := s = s5 | s = s3 | s = s4;
23
            c2 := s = s6 | s = s7;
24
```

这样可以保证建模与要求完全一致。

四个性质的 CTL 设计及验证

Safety

- $AG(\neg(c_1 \wedge c_2))$
- AG(!(c1 & c2))

验证结果:

```
1 -- specification AG !(c1 & c2) is true
```

Liveness

- $AG(t_1 \rightarrow AF c_1)$
- ullet $AG(t_2 o AF\ c_2)$
- AG(t1 -> AF(c1))
- AG(t2 -> AF(c2))

验证结果:

- 两个都是 FALSE,为避免冗长这里只展示前一个的结果
- 循环导致不能满足 Liveness

```
-- specification AG (t1 -> AF c1) is false
   -- as demonstrated by the following execution sequence
2
   Trace Description: CTL Counterexample
3
   Trace Type: Counterexample
4
5
     -> State: 1.1 <-
6
       s = s0
7
       c2 = FALSE
       t2 = FALSE
8
      n2 = TRUE
9
       c1 = FALSE
10
       t1 = FALSE
11
```

```
12
     n1 = TRUE
13
      -- Loop starts here
14
      -> State: 1.2 <-
15
      s = s1
       t1 = TRUE
16
17
       n1 = FALSE
18
     -> State: 1.3 <-
      s = s3
19
      t2 = TRUE
20
      n2 = FALSE
21
     -> State: 1.4 <-
22
       s = s7
23
      c2 = TRUE
24
      t2 = FALSE
25
      -> State: 1.5 <-
26
27
       s = s1
        c2 = FALSE
28
        n2 = TRUE
29
```

Non-blocking

```
• AG(n_1 \rightarrow EF t_1)
```

- $AG(n_2 \rightarrow EF t_2)$
- AG(n1 -> EF(t1))
- AG(n2 -> EF(t2))

验证结果:

```
1 -- specification AG (n1 -> EF t1) is true
2 -- specification AG (n2 -> EF t2) is true
```

No strict sequencing

- $EF(c_1 \wedge E[c_1U(\neg c_1 \wedge E[\neg c_2Uc_1])])$
- $EF(c_2 \wedge E[c_2U(\neg c_2 \wedge E[\neg c_1Uc_2])])$
- EF(c1 & E[c1 U (!c1 & E[(!c2) U c1])])
- EF(c2 & E[c2 U (!c2 & E[(!c1) U c2])])

验证结果:

```
1 -- specification EF (c1 & E [ c1 U (!c1 & E [ !c2 U c1 ] ) ] ) is true
2 -- specification EF (c2 & E [ c2 U (!c2 & E [ !c1 U c2 ] ) ] ) is true
```

建议

• NuSMV 最新版本已经将 process 标记为 deprecated,助教和老师可以关注下实验要求的更新

- 建议使用一些支持可视化的工具来做实验,以便验证建模是否与要求相符
- 建议助教在实验文档中提供 NuSMV 的二进制分发