Abstract:


Quantum-dot Cellular Automata (QCA), an innovative nano-electronic technology, has garnered attention for its minute feature sizes at the molecular or atomic level and its exceptionally low power consumption, positioning it as a prospective replacement for conventional complementary metal oxide semiconductor (CMOS) technology. Binary-Coded Decimal (BCD) adders, integral in industrial computing, are the focal point of this proposal, where we introduce two types of excess-3 code (XS-3) based BCD adders (XS-3DAs). Leveraging ripple-carry adders (RCA) and parallel binary adders (PBA) in the QCA Designer tool, we construct these XS-3DAs, with the PBA-based variant incorporating a novel correction logic.

Implementing these designs for 4-bit, 8-bit, and 16-bit configurations, comparative analyses reveal that, as the design scales, the PBA-based XS-3DAs exhibit substantial reductions in delay and area-delay product (ADP) compared to their RCA-based counterparts. Specifically, when contrasted with the 16-digit RCA-based XS-3DA, the proposed 16-digit PBA-based XS-3DA demonstrates noteworthy reductions of 37.88% in cell count, 25.99% in area, 37.68% in delay, and 53.88% in ADP. Key index terms encapsulating the essence of this study include QCA, excess-3 code, and BCD adder.


Introduction:


Data processing in computers is fundamentally binary-centric, but given people's inclination towards decimal numbers, there is a growing demand for computers to directly handle decimal data. Anticipating future challenges with CMOS technology, such as the short channel effect and high lithography cost, nanotechnologies, notably Quantum-dot Cellular Automata (QCA), emerge as promising alternatives with substantial potential for integrated circuit design and manufacturing. QCA technology, renowned for its high device density, rapid switching speeds, and ultra-low energy consumption, holds significant research opportunities and widespread application prospects.

The XS-3 concept, briefly introduced here, involves the addition of 8421 Binary-Coded Decimal (BCD) codes and (0011)2, forming a self-complementary BCD code. This biased representation enables easy 9’s complementation, simplifying calculations. For instance, the XS-3 of 2 is 0101, and reversing each digit yields 1010, precisely the XS-3 of 7. Researchers have explored QCA-based BCD converters, including 8421 BCD code to XS-3 and vice versa, harnessing the advantages of XS-3 for BCD adder designs. Various approaches to BCD adders have been studied in previous works, ranging from modular designs in 2008 to correction logic formulations for delay reduction and novel structures for compact layouts in subsequent years.



Notably, no QCA-based XS-3DAs have been reported in the literature. In this brief, we propose RCA-based and PBA-based XS-3DAs, with the PBA-based variant featuring a new correction logic. Utilizing the QCA Designer tool, we implement and analyze these XS-3DAs, demonstrating that, with increasing design scaling, the PBA-based XS-3DAs exhibit significantly reduced delay and area-delay product compared to their RCA-based counterparts.



The subsequent sections are organized as follows: Section II provides an introduction to the QCA technology, Section III outlines RCA-based and PBA-based XS-3DAs, Section IV presents simulation results and comparisons, and Section V concludes the brief.

Literature Review:

I. PRELIMINARIES OF QCA

Quantum-dot Cellular Automata (QCA) operates on QCA cells as its fundamental unit, each comprising two free electrons and four quantum dots. The electrostatic force effect allows the free electrons to settle into two stable states, representing binary values. QCA's distinct clock mechanism ensures signal stability, featuring four clock phases: switch, hold, release, and relax. During the switch phase, QCA cells enter the polarization state, reaching maximum polarity and remaining unchanged in the hold phase. The release phase sees a decrease in cell polarity, and in the relax phase, QCA cells lose polarization, reaching a non-polarized state. Figure 1 illustrates the QCA cells and clock mechanism.


Basic logic devices in QCA consist of 3-input majority gates and inverters, as depicted in Figure 2. Inverters reverse input signals, and 3-input majority gates adhere to the majority rule. The XOR function is achievable through a QCA-based gate, differing from the CMOS circuit's XOR gate construction. Figure 2 (c) showcases a 3-input XOR gate. These foundational elements lay the groundwork for understanding the unique characteristics and operations of QCA in subsequent sections.

II. PROPOSED RCA-BASED AND PBA-BASED XS-3Das:


A. RCA-Based XS-3Das:

The XS-3 code is generated by adding 8421 Binary-Coded Decimal (BCD) codes and (0011)2. When adding two decimal numbers represented by XS-3S, the carry can be correctly generated, but the sum requires correction. The correction process involves adding (0011)2to the sum if the carry is "1" and adding (1101)2if the carry is "0." The correction logic circuit generates the two correction signals, (0011)2 and (1101)2.

The block diagram in Figure 3 illustrates the structure of the 1-digit RCA-based XS-3DA, comprising a 4-bit binary adder (ADD1), correction logic (CL), and another 4-bit binary adder (ADD2). Input signals dA3:0 and dB3:0 represent two decimal numbers in excess-3 codes, while dCout and dS3:0 denote the carry and sum of the 1-digit XS-3DA. (ADD1) computes binary bS3:0 and carry bCout by adding dA3:0, dB3:0 and dCin. The CL circuit, composed of an inverter, generates the correction signal cL3:0. When bCout is 1, cL3:0 becomes (0011)2, and when bCout is 0, it becomes (1101)2. (ADD2) combines cL3:0 and bS3:0 to produce decimal dS3:0. The delay expressions for the 1-digit RCA-based XS-3DA outputs (Cout and dS3:0 are expressed by formulas (1)–(2).



DADD1, DCL and DADD2 represent the delay of ADD1, CL and ADD2, respectively. The delay of the outputs (Cout and dS3:0) of the n-digit RCA-based XS-3DA can be expressed by formulas (3)–(4).



Previous studies have proved that the introduction of XOR logic to construct full adders can effectively reduce overhead of QCA circuits [8]. We use a 3-input XOR gate and a 3- input majority gate to propose a full adder (see Pro-FA in Fig. 4 and Table II) to reduce circuit overhead. Figure 4 shows the layout of the proposed 1-digit RCA-based XS-3DA in the QCA Designer tool. The cells marked with “” are on the second layer, and the cells marked with “×” are on the third layer. The dA3:0 and dB3:0 are two groups of input signals. The dCin represents the input carry signal, dCout represents the output carry signal, and dS3:0 represents the sum signal. The design consists of 539 cells, with an area of 0.60 um2, a delay of 2.25 clocks for signal dS3:0, and a delay of 1.25 clocks for the signal dCout. It is a 3-layer design. ADD1 and ADD2 of the proposed 1-digit RCA-based XS-3DAs are implemented using the proposed FAs. Because the signal cL0 is always “1”, the rightmost FA of ADD2 can be replaced by an inverter. N-digit RCA-based XS-3DAs can be constructed using the proposed RCA-based XS-3DAs





Fig. 4. Layout of the proposed 1-digit RCA-based XS-3DA.



B. PBA-Based XS-3Das:

Figure 5 shows a block diagram of BCD adders [6]. Ajitha et al. and Zhang et al. have applied the block diagram to design BCD adders based on 8421 BCD codes, respectively [5], [6]. We apply this method for the construction of XS-3DAs.

The following is the analysis of the proposed PBA-based XS-3DAs. The signals dA3:0 and dB3:0 are two decimal input numbers represented by excess-3 codes. It can be seen from Fig. 5 that, after adjusting the input of signal dCin, when the signal bS3:0 is greater than or equal to “10”, the carry signal bCout is correct no matter the value of dCin; when bS3:0 is less than “9”, the carry signal bCout is correct no matter the value of dCin; when bS3:0 is equal to “9” and dCin is equal to “0”, the carry signal bCout is correct; when bS3:0  is equal to “9” and dCin is equal to “1”, the signal bCout is “0”, which is wrong and needs to be corrected. The output carry dCout of the XS-3DAs can be rewritten as formula (5).

dCout = bCout + (bS3:0 == 9)dCin -----(5)

The excess-3 code of “9” is (1111) XS-3. Formula (5) can be rewritten as formula (6).







Figure 6 shows the proposed CL circuit of PBA-based XS3DAs. The CL circuit of the proposed PBA-based XS-3DAs can process signals bS3:0, bCout and dCin to obtain signals dCout. Figure 7 shows the schematic diagram of the proposed PBA-based XS-3DAs. Compared with the CL circuit of the RCA-based XS-3DAs, although the proposed CL circuit of the PBA-based XS-3DAs has five more gates, the signal dCin can flow directly into the CL circuit without flowing through ADD1 and each ADD1 of n-digit XS-3DA can be operated in parallel to reduce delay. Theoretically, when dCin is inputted, the carry signal dCout can be output after a delay of 0.5 clocks in QCA circuit, which can significantly reduce the delay of the n-digit XS-3DAs.



The delay of the outputs (Cout and dS3:0) of the proposed 1-digit PBA-based XS-3DA can be expressed by formulas (7)–(8). For brevity, the CL circuit is divided into CL1, CL2 and CL3 as shown in Fig. 7



The delay of the outputs (Cout and dS3:0) of the proposed n-digit PBA-based XS-3DA can be expressed by formulas (9)–(10)




Figure 8 depicts the layout of the proposed 1-digit Parallel Binary Adder (PBA)-based XS-3DA, implemented using the QCA Designer tool. Comprising 675 cells, the design occupies an area of 0.68um2, featuring a delay of 3.25 clocks for the signal dS3:0 and a delay of 2.25 clocks for the signal dCout. This 3-layer design incorporates a unique configuration where the low carry input of the leftmost Full Adder (FA) in ADD1 is set to “−1,” and the carry signal dCin is directly inputted into the Correction Logic (CL) circuit and ADD2 for computation. The proposed design utilizes the USE mechanism, known for its flexibility in creating feedback paths of varying lengths and a well-defined clocking circuitry. The USE mechanism's clock circuitry is simple, ensuring high design flexibility in the implementation of the PBA-based XS-3DA.




Fig. 8. Layout of the proposed 1-digit PBA-based XS-3DA.

IV. SIMULATION :

A.Simulation Results:

Figure 9 shows the simulation results of the proposed 1-digit PBA-based XS-3DA in the QCA Designer tool. The simulation engine of QCA Designer was set to the coherence vector engine [14], [15].

The other parameters of QCA Designer are set as default [16]. The delay of signal dCout is set to the same delay as signal dS3:0 to synchronize outputs.





Fig. 9. Simulation results of the proposed 1-digit PBA-based XS-3DA.

B. Complexity Analysis:

We estimate area and delay based on the number of used QCA-based gates in the XS-3DAs. Ds presents the delay of the signal dSn−1:n−4 and Dc presents the delay of the signal dCout. Formula (11) presents the calculation of ADP [17].


ADP = Area × Ds ------(11)

The proposed 1-digit RCA-based XS-3DA consists of 16 QCA-based gates, including 7 majority gates, 2 inverters and 7 XOR gates. Thus, the area complexity of the n-digit RCA-based XS-3DA is 16n. The used QCA-based XOR gate requires a delay of a gate for calculation. The QCA-based ADD1 and ADD2 both requires a delay of 4 gates for calculation. The CL circuit of the proposed RCA-based XS-3DA composed of an inverter, which requires a delay of a gate. It can be seen from formulas (3)–(4) that, the input signals of the n-digit RCA-based adder flow through n ADD1s to get the signal dCout, and then flow through one CL circuit and one ADD2 to get the signal dSn-1:n-4. Therefore, the signals dCout and dSn−1:n−4 of the proposed n-digit RCA-based XS-3DA require a delay of 4n gates and 4n+5 gates, respectively. The proposed 1-digit PBA-based XS-3DA consists of 22 QCA-based gates, including 13 majority gates, 1 inverter and 8 XOR gates. Thus, the area complexity of the n-digit PBA-based XS-3DA is 22n. The CL1, CL2 and CL3 of the proposed PBA-based XS-3DA require a delay of two gates, two gates and one gate, respectively. It can be seen from formulas (9)–(10) that, the input signals of the n-digit PBA-based XS-3DA flow through one ADD1, one CL1 and n CL2s to get the signal dCout, then flow through one CL3 and one ADD2 to get the signal dSn-1:n-4. Therefore, the signals dCout and dSn−1:n−4 of the proposed n-digit PBA-based XS-3DA require a delay of 2n+6 gates and 2n+11 gates, respectively.



Comparisions:

Table II shows the comparison of alternative adders. The proposed multilayer adder has a compact and regular layout, and the positions of the low carry terminal and the high output terminal are easy to access, which is very convenient for the construction of RCA. The proposed adder has a low delay and can be flexibly used in the design of decimal adders. Table III shows the comparisons of the decimal adders in terms of cell count, delay, area, ADP and layer type. Based on the proposed two XS-3DAs, 4-digit, 8-digit and 16-digit XS-3DAs are constructed, respectively. The decimal adders in [4], [5], [6], [7], [8] are based on 8421 BCD code. It can be seen from Table III that the proposed RCA-based XS-3DAs have the lowest area and delay overhead. The proposed PBAbased XS-3DAs has the lowest area and ADP. Note that, the complexity analysis is based on the number of QCA gates, without considering the QCA wires for synchronous output. With the scale of the designs increases, the delay of the RCAbased XS-3DA begins to be greater than that of the PBA-based XS-3DA, so that the RCA-based XS-3DA requires more QCA wires to synchronize outputs, resulting in the increase of its area. It can be calculated from Table III that, compared with the 16-digit RCA-based XS-3DAs, the cell count, area, delay and ADP of the 16-digit PBA-based XS-3DAs are reduced by 37.88%, 25.99%, 37.68% and 53.88%, respectively. Table IV shows the comparisons of energy dissipation of the proposed XS-3DAs. The energy dissipation of the proposed designs was estimated by QCA Designer-E tool. Because the CL circuit of the 1-digit PBA-based XS-3DA is more complex, its energy dissipation is greater than that of the 1-digit RCAbased XS-3DA. However, with the design scale increases, the energy dissipation of PBA-based XS-3DA is gradually less than that of RCA-based XS-3DA (see Pro- RCA16 vs ProPBA16).



Conclusion:

In this brief, we have proposed novel RCA-based and PBAbased XS-3DAs in the QCA Designer tool. A new correction circuit is used to construct the PBA-based XS-3DAs. Our proposed RCA-based and PBA-based XS-3DAs show excellent performance in terms of area and ADP. We have analyzed and compared the characteristics of the two types of XS-3DAs. The proposed CL circuit can significantly reduce the delay and ADP of the n-digit RCA-based XS-3DAs, thus saving the overall cost of QCA circuit designs.

References:

[1] K. Karthik, “An efficient design approach of BCD to excess-3 code converter based on QCA,” Int. J. Eng. Res. Technol., vol. 6, no. 6, pp. 310–316, 2017.

[2] A. Khan, N. Safoev, and R. Arya, “Modeling of excess-3 to BCD code converter for nano system using quantum-dot cellular automata techonology,” Int. J. Numer. Model. Electron. Netw. Devices Fields, to be published.

[3] M. Taghizadeh, M. Askari, and K. Fardad, “BCD computing structures in quantum-dot cellular automata,” in Proc. Int. Conf. Comput. Commun. Eng., 2008, pp. 1042–1045.

[4] D. Abedi and G. Jaberipur, “Decimal full adders specially designed for quantum-dot cellular automata,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 65, no. 1, pp. 106–110, Jan. 2018.

[5] D. Ajitha, K. Ramanaiah, and V. Sumalatha, “An enhanced highspeed multi-digit BCD adder using quantum-dot cellular automata,” J. Semicond., vol. 38, no. 2, pp. 1–9, 2017.

[6] T. Zhang, V. Pudi, and W. Liu, “New majority gate-based parallel BCD adder designs for quantum-dot cellular automata,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 66, no. 7, pp. 1232–1236, Jul. 2019.

[7] Z. Li, Z. Chu, L. Wang, and Y. Xia, “Efficient design of decimal full adder using quantum-dot cellular automata,” in Proc. IEEE Int. Conf. Solid-State Integr. Circuit Technol., 2018, pp. 1–3.

[8] Z. Chu, Z. Li, Y. Xia, L. Wang, and W. Liu, “BCD adder designs based on three-input XOR and majority gates,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 68, no. 6, pp. 1942–1946, Jun. 2021.

[9] K. Walus, T. J. Dysart, G. A. Jullien, and R. A. Budiman, “QCADesigner: A rapid design and simulation tool for quantum-dot cellular automata,” IEEE Trans. Nanotechnol., vol. 3, no. 1, pp. 26–31, Mar. 2004.

[10] H. Cho and E. E. Swartzlander, “Adder and multiplier design in quantum-dot cellular automata,” IEEE Trans. Comput., vol. 58, no. 6, pp. 721–727, Jun. 2009.

[11] M. Mohammadi and S. Gorgin, “Design of non-restoring divider in quantum-dot cellular automata technology,” IET Circuits, Devices Syst., vol. 11, no. 2, pp. 135–141, 2017.

[12] D. Abedi, G. Jaberipur, and M. Sangsefidi, “Coplanar full adder in quantum-dot cellular automata via clock-zone-based crossover,” IEEE Trans. Nanotechnol., vol. 14, no. 3, pp. 497–504, May 2015.

[13] C. A. T. Campos, A. L. Marciano, O. P. V. Neto, and F. S. Torres, “Use: A universal, scalable, and efficient clocking scheme for QCA,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 35, no. 3, pp. 513–517, Mar. 2016.

[14] A. Bahar and K. Wahid, “Design of QCA-serial parallel multiplier (QSPM) with energy dissipation analysis,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 67, no. 10, pp. 1939–1943, Oct. 2020.

[15] S. Perri, F. Spagnolo, F. Frustaci, and P. Corsonello, “Accuracy improved low-energy multi-bit approximate adders in QCA,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 68, no. 11, pp. 3456–3460, Nov. 2021.

[16] L. Wang and G. Xie, “A novel XOR/XNOR structure for modular design of QCA circuits,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 67, no. 12, pp. 3327–3331, Dec. 2020.

[17] A. Yan et al., “A double-node-upset self-recoverable latch design for high performance and low power application,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 66, no. 2, pp. 287–291, Feb. 2019