



### ARM Microcontroller Lab (23EEEP202)

Team -6 Srikrishna 459 Niharika 435 Karthik 413 Mahanthesh 406


#### Expt./ Job No.1: Write an ALP to achieve the following arithmetic operations:



























### ARM Microcontroller Lab (23EEEP202)

# 


### Output:

























Alternate code:	
















```
Alternate code:
ldr r2,[r1],#4 ; word align t0 array element
```



#### ARM Microcontroller Lab (23EEEP202)

- ii. Find the factorial of a given number with and without a look up table.
  Apply suitable machine dependent optimization technique and analyze for memory and time consumed.
- A. Write an ALP to find factorial of a given number with lookup table:

```
TTL FACTORIAL
 1
 2
      AREA FACT, CODE, READONLY
 3
      ENTRY
 5 MAIN
      LDR RO, =DATA1
      LDR R1, =VAL
      LDR R1, [R1]
      MOV R1, R1, LSL #2
10
     ADD RO, RO, R1
      LDR R2, [R0]
     LDR R3, =RESULT
13
      STR R2, [R3]
14
15 STOP B STOP
16
      AREA DATA1, DATA, ALIGN=4
17
18 DATA1
      DCD 1, 2, 6, 24, 120, 720, 5040
19
20 VAL
      DCD 5
21
22 RESULT
23
      DCD 0
24
25
26
```

#### Output:

```
00000044
 r0
     00000014
 r1
     000002d0
 r2
 r3
     00000050
 r4
     00000000
 r5
     00000000
 r6
     00000000
 r7
     00000000
 r8
     0000000
 r9
     00000000
r10
     0000000
r11
     00000000
r12
     0000000
 sp
     0000000
  lr
     0000000
 pc
     00000020
cpsr
     000001d3 NZCVI SVC
     00000000 NZCVI ?
spsr
```



#### ARM Microcontroller Lab (23EEEP202)

#### Alternate code:

```
TTL FACTORIAL LOOKUP
2
       AREA FACT_ALT, CODE, READONLY
3
      ENTRY
5 MAIN
 6
      LDR R1, =VAL
      LDR R1, [R1]
     LDR RO, =DATA1
LDR R2, [RO, R1, LSL #2]
LDR R3, =RESULT
8
9
10
11
     STR R2, [R3]
12
13 STOP B STOP
14
15
      AREA DATA1, DATA, ALIGN=4
16 DATA1
17 DCD 1, 2, 6, 24, 120, 720, 5040
18 VAL
19
      DCD 5
20 RESULT
21
      DCD 0
22
23
      END
24
```

#### Output:

```
r0
     00000044
 r1
     00000014
 r2
     000002d0
 r3
     00000050
 r4
     0000000
 r5
     0000000
 r6
     0000000
 r7
     00000000
 r8
     0000000
 r9
     0000000
r10
     00000000
r11
     0000000
r12
     0000000
 sp
     00000000
  lr
     00000000
 рс
     00000020
      000001d3 NZCVI SVC
cpsr
     00000000 NZCVI ?
spsr
```

B. Write an ALP to find factorial of a given number without lookup table:



#### ARM Microcontroller Lab (23EEEP202)

```
1 TTL FACTORIAL
2 AREA PGM, CODE, READONLY
             ENTRY
 4 MAIN
5 LDR RO, =NUM
6 MOV R1, #1
7 MOV R2, #1
 8
9 LOOP
10 MUL R3, R2, R1
11 MOV R1, R3
12 CMP R2, R0
13 BGT ENDFACTOR
14 ADD R2, R2, #1
10
13
14
15
           B LOOP
16
17 STOP
18
19
20
            B STOP
21 AREA FACTORIAL, CODE, READONLY
22 ENTRY
23 MAIN
          MOV RO, #10
MOV R1, RO
MOV R3, RO
26 M
27
28 LOOP
          SUBS R1, R1, #1
MULNE R2, R1, R0
MOV R0, R2
BNE LOOP
29
30
31
32
33
34 STOP
35 E
36 E
             B STOP
             END
```

#### Output:

```
r0
      00000005
 r1
      000002d0
 r2
      00000006
 r3
      000002d0
 r4
      00000000
 r5
      00000000
 r6
      00000000
 r7
      00000000
 r8
      00000000
 r9
      00000000
r10
      00000000
r11
      00000000
r12
      00000000
 sp
      00000000
  lr
      00000000
 рс
      00000024
cpsr
      200001d3
                NZCVI SVC
spsr
      00000000
                NZCVI ?
 s0
      0000000
 s1
      00000000
 s2
      0000000
 s3
      00000000
```



#### ARM Microcontroller Lab (23EEEP202)

#### Alternate code:

```
withoutloup.s
            TTL FACTORIAL
  1
            AREA PGM, CODE, READONLY
  2
  3
            ENTRY
  5 MAIN
            MOV RO, #5
            MOV R1, R0
MOV R2, #1
  8
 10 LOOP
            MUL R2, R2, R1
 11
 12
            SUBS R1, R1, #1
 13
            BNE LOOP
 14
 15 STOP
            B STOP
 17
            END
 18
            AREA FACTORIAL, CODE, READONLY
 19
 20
            ENTRY
 21
 22 MAIN
 23
            MOV R0, #10
 24
            MOV R1, R0
            MOV R2, #1
 25
 26
 27 LOOP
            MUL R2, R2, R1
            SUBS R1, R1, #1
BNE LOOP
 29
 30
 31
 32 STOP
            B STOP
 33
 34
            END
 35
```

#### Output:

```
r0
     00000005
 r1
     0000000
 r2
     00000078
 r3
     0000000
 r4
     0000000
 r5
     0000000
 r6
     0000000
 r7
     0000000
 r8
     0000000
 r9
     0000000
r10
     0000000
r11
     0000000
r12
     0000000
     0000000
 sp
 lr
     0000000
     00000018
 рс
     600001d3 NZCVI SVC
cpsr
spsr
     00000000 NZCVI ?
```



#### ARM Microcontroller Lab (23EEEP202)

#### Expt./ Job No.3: Write an ALP to: i. Find the length of the carriage return terminated string TTL LENGTH 1 cr EQU 0x0D 3 AREA stringlength, CODE, READONLY 4 5 6 main LDR R2, =0x00 8 LDR RO, =array 10 up LDRB R1, [R0], #1 CMP R1, #cr 11 12 BEQ stop ADD R2, R2, #1 13 14 BAL up 15 16 17 stop 18 B stop 19 20 AREA dd, CODE, READONLY 21 array DCB "hello world", cr END 22 23 24 Output: r0 00000034 r1 0000000d r2 0000000b r3 0000000 r4 0000000 r5 0000000 r6 0000000 r7 0000000 r8 0000000 r9 0000000 r10 0000000 0000000 r11 r12 00000000 0000000 sp lr 0000000 рс 0000001c 600001d3 NZCVI SVC cpsr spsr 00000000 NZCVI ? Alternate code:



```
TTL LENGTH
   3
4
             AREA stringlength, CODE, READONLY
            ENTRY
  6 main
            MOV R2, $0 ; Initialize length counter LDR R0, =array ; Load address of string
            MOV R2, #0
 10 up
            LDRB R1, [R0], #1 ; Load byte and increment address
ADDNE R2, R2, #1 ; Increment length if not 0x0D

CMP R1, #cr ; Compare with carriage return (0x0D)
BNE up ; Loop if not found
 11
12
 14
15
 16 stop
 17
18
                                ; Infinite loop to halt
            B stop
            AREA dd, CODE, READONLY
DCB "hello world", cr
 20 array
 22
 24
Output:
           r0
                  00000034
           r1
                  b0000000d
           r2
                  0000000b
           r3
                  0000000
           r4
                  0000000
           r5
                  0000000
           r6
                  0000000
           r7
                  00000000
           r8
                  0000000
           r9
                  00000000
          r10
                  0000000
         r11
                  0000000
          r12
                  0000000
           sp
                  0000000
            lr
                  0000000
           рс
                  0000001c
                  600001d3 NZCVI SVC
        cpsr
        spsr
                  00000000 NZCVI ?
ii. Write an ALP to compare two strings for equality
```



```
scomp.s*
           AREA stringcompare, CODE, READONLY
 1
  2
  3
  4 main
          LDR RO, =arrayl
          LDR R1, =array2
MOV R2, #0x6
 8
 9 up
         LDRB R3, [R0], #1
 10
          LDRB R4, [R1], #1
CMP R3, R4
 11
 12
         BNE unequal
 13
          SUBS R2, R2, #1
 14
         BNE up
 15
 16
 17
          MOV R5, #0xFF
 18
          B stop
 19
 20 unequal
          MOV R5, #0x00
 21
 22
 23 stop
 24
          B stop
 25
          AREA dd, CODE, READONLY
 26
 27 val
          DCD 0x2020
 28 arrayl DCB "hello", 0x00
 29 array2 DCB "hellooo", 0x00
          END
 31
 32
 33
Output:
        r0
             0000004a
        r1
             00000050
             0000001
        r2
        r3
             0000000
        r4
             0000006f
        r5
             0000000
        r6
             0000000
        r7
             00000000
        r8
             00000000
        r9
             00000000
       r10
             00000000
       r11
             00000000
       r12
             0000000
             0000000
        sp
         lr
             0000000
        рс
             00000030
            800001d3 NZCVI SVC
      cpsr
             00000000 NZCVI ?
      spsr
Alternate code:
```



```
scomp.s*
  1
            AREA stringcompare, CODE, READONLY
  2
            ENTRY
  3
 4 main
           LDR RO, =arrayl
  5
          LDR R1, =array2
MOV R2, #6
  7
  8
 9 compare_loop:
     LDRB R3, [R0], #1
LDRB R4, [R1], #1
SUBS R2, R2, #1
CMP R3, R4
BNE not_equal
BGT compare_loop
 10
 11
 12
 13
 14
 15
 16
          MOV R5, #0xFF
 17
 18
           B stop
 20 not_equal:
          MOV R5, #0x00
 21
 22
 23 stop:
 24
          B stop
 25
 26 AREA dd, CODE, READONLY
27 val DCD 0x2020
28 arrayl DCB "hello", 0x00
29 array2 DCB "hellooo", 0x00
 30
           END
 31
 32
 33
Output:
         r0
               0000004a
         r1
               00000050
         r2
               00000001
         r3
               0000000
         r4
               0000006f
         r5
               0000000
         r6
               0000000
         r7
               0000000
         r8
               00000000
         r9
               0000000
        r10
               0000000
        r11
               00000000
        r12
               0000000
         sp
               00000000
          lr
               00000000
         рс
               00000030
       cpsr 800001d3 NZCVI SVC
       spsr
               00000000 NZCVI ?
```



#### ARM Microcontroller Lab (23EEEP202)

4. Write an ALP to pass parameters to a subroutine to find the factorial of a number or prime number generation.

Apply suitable machine dependent optimization technique and analyze for memory and time consumed

```
AREA primegen, CODE, READONLY
           ENTRY
3
4 main
           LDR R0, =value
LDR R6, =0x40000000
MOV R8, #0x0A
5
6
10
           LDR R1, [R0], #4
11
           LSR R9, R1, #1
           MOV R5, R1
12
           MOV R4, #2
13
           BL subb
14
15
16 back
17
           CMP R3, #1
18
           BGE prime
19
20 goo
21
           SUB R8, R8, #1
22
           CMP R8, #0
23
           BNE done
           B stop
25
26 prime
27
           STR R1, [R6], #4
           SUB R8, R8, #1
CMP R8, #0
28
29
           BNE done
30
31
           B stop
32
33 subb
           MOV R3, R1
34
35
36 loop
```




```
checkp.s*
        STR R1, [R6], #4
SUB R8, R8, #1
CMP R8, #0
BNE done
31
32
        B stop
33 subb
        MOV R3. R1
36 loop
        SUB R3, R3, R4
CMP R3, R4
BGE loop
        CMP R3, #0
        BEQ goo
CMP R4, R3
BEQ back
42
43
44
45
46
47
48
49
50
        ADD R4, R4, #1
SUB R9, R9, #1
CMP R9, #0
BNE subb
51
        MOV PC, LR
53 stop
54
55
        DCD 0x00000009, 0x00000008, 0x000000010, 0x0000000B, 0x00000003, 0x000000B7, 0x00000033, 0x00000012, 0x00000038, 0x00000007
56 value
57
58
59
Output:
           r0
                  0000008c
           r1
                  00000009
           r2
                  0000003
           r3
                  00000000
           r4
                  00000003
           r5
                  00000009
                                      40000000
                                                                        0000000b
           r6
                  40000000
           r7
                  00000000
                                      40000004
                                                                        00000003
           r8
                  0000000a
           r9
                  00000009
                                      40000008
                                                                        000000b7
         r10
                  00000000
         r11
                  00000000
                                      4000000c
                                                                         00000007
         r12
                  00000000
           sp
                  00000000
            lr
                  0000001c
                  0000001c
           pc
                  600001d3
                                  NZCVI SVC
        cpsr
        spsr
                  00000000
                                  NZCVI
Alternate code:
```



```
checkp.s
               AREA primegen, CODE, READONLY
  2
               ENTRY
  3
  4 main
              LDR R0, =value
LDR R6, =0x40000000
MOV R8, #10
 9 next
10
               LDR R1, [R0], #4
 11
              MOV R4, #2
              MOV R3, R1
 12
 13
              BL check_prime
 14
              CMP R3, #1
 15
              BNE skip
 16
 17
               STR R1, [R6], #4
 19 skip
 20
               SUBS R8, R8, #1
 21
              BNE next
 22
              B stop
 23
 24 check_prime
              CMP R1, #2
 25
               BEQ prime
              LSR R9, R1, #1
 28
 29
 30 loop
              UDIV R5, R1, R4
MUL R5, R5, R4
CMP R5, R1
 31
 32
 33
 34
               BEQ not prime
 35
36
               ADD R4, R4, #1
            SUBS R8, R8, #1
BNE next
            B stop
23
24 check_prime
CMP R1, #2
            LSR R9, R1, #1
29
30 loop
            UDIV R5, R1, R4
MUL R5, R5, R4
CMP R5, R1
 33
            BEQ not_prime
 36
37
38
            ADD R4, R4, #1
CMP R4, R9
BLS loop
            MOV R3, #1
MOV PC, LR
 44 not_prime
45 MOV R3, #0
46 MOV PC, LR
 48 stop
49
            DCD 0x00000009, 0x00000008, 0x00000010, 0x0000000B, 0x00000003, 0x00000087, 0x00000033, 0x00000012, 0x00000038, 0x00000007
 53
Output:
```



#### ARM Microcontroller Lab (23EEEP202)



#### **MEMEORY AND TIME**

EXPT-1 EXPT-2

CODES	TIME	MEMEORY
CODE i-a (sub) i-b	0.490 us 1.333 us	
CODE ii-a (add) ii-b	0.490 us 1.333 us	
CODE iii-a(64bit-add) iii- b	0.748 us 1.082 us	
CODE iv-a(mul) iv- b	0.833 us 1.417 us	
CODE v-a(div) v- b	5.75 us 1.083 us	

CODES	TIME	MEMEORY
CODE i-a('N'16bit-sum) i-b	4.833 us	
CODE ii-a(max) ii-b	8.833 us	
CODE iii-a(min) iii-b	7.583 us	