

Code Generation

Uday Khedker
(www.cse.iitb.ac.in/~uday)

Department of Computer Science and Engineering,
Indian Institute of Technology, Bombay



March 2024



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Typical Front Ends

Parser



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Typical Front Ends





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Typical Front Ends





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Typical Front Ends





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Typical Back Ends in Aho-Ullman Model



- Compile time evaluations
- Eliminating redundant computations



Typical Back Ends in Aho-Ullman Model

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



- Compile time evaluations
- Eliminating redundant computations
- Instruction Selection
- Local Reg Allocation
- Choice of Order of Evaluation



Typical Back Ends in Aho-Ullman Model

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection





Typical Back Ends in Aho-Ullman Model

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation



Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Code Generation

- Register Allocation
- Instruction Selection
- Instruction Scheduling
- Peephole optimization

We will cover this

We will cover this



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Global Register Allocation



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Register Allocation

- Accessing values from registers is much faster than accessing them from memory
Latencies for Intel Haswell in terms of cycles
Register 1, L1 cache 4/5, L2 cache 12, L3 cache 36, RAM 264



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Register Allocation

- Accessing values from registers is much faster than accessing them from memory
Latencies for Intel Haswell in terms of cycles
Register 1, L1 cache 4/5, L2 cache 12, L3 cache 36, RAM 264
- Issues
 - The number of registers is very small and the number of variables is large
 - Which variables should have their values in registers?
 - In which region of the program should the values be kept in registers?



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Register Allocation

- Accessing values from registers is much faster than accessing them from memory
Latencies for Intel Haswell in terms of cycles
Register 1, L1 cache 4/5, L2 cache 12, L3 cache 36, RAM 264
- Issues
 - The number of registers is very small and the number of variables is large
 - Which variables should have their values in registers?
 - In which region of the program should the values be kept in registers?
- Categories
 - Local register allocation
 - Using registers to hold intermediate values of expressions
 - Usually, instruction selection algorithms handle this
 - Global register allocation
 - Keeping the values in registers across statements

We will cover this

We will cover this

Global Register Allocation Using Graph Colouring



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Most popular approach

- - Identify live ranges
 - Construct interference graph
 - Colour the graph

Global Register Allocation Using Graph Colouring



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Most popular approach

- - Identify live ranges
 - Construct interference graph
 - Colour the graph
- NP-complete in general
 - Excellent heuristics exists
 - We will study Chaitin-Briggs allocator



Global Register Allocation Using Graph Colouring

Most popular approach

- Identify live ranges
- Construct interference graph
- Colour the graph
- NP-complete in general
 - Excellent heuristics exists
 - We will study Chaitin-Briggs allocator
- Decidable for chordal graphs

Every cycle of length 4 or more has a chord connecting two nodes with an edge that is not part of the cycle (applies recursively)

 - Most practical interference graphs are chordal
 - All interference graphs for SSA representation are chordal

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Motivating Example for Register Allocation





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Steps in Chaitin-Briggs Register Allocator

1. Coalescing

- Eliminating copy statements $x = y$ so that same register can be used for both x and y
- We use copy propagation optimization for the purpose that replaces uses of x by y and eliminate the copy statement $x = y$

2. Identification of live ranges

- Sequences of statements from a definition of a variable to its last use of that value
- We use live variables analysis for the purpose

3. Identification of interference and construction of interference graph

Live ranges l_1 and l_2 interfere if a definition of the variable of l_1 occurs in l_2 or vice-versa

4. Simplification of interference graph to identify the order in which the nodes should be coloured

5. Colouring the nodes



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Copy Propagation Optimization (1)

- Perform reaching definition analysis
 - Assignment $n. x = RHS$ gives rise to definition x_n
 - Compute the sets of definition reaching every statement in the procedure
 - If definition x_n reaches assignment $m. x = \dots$, then x_n is *killed* and a new definition x_m is *generated*

When a definition x_n reaches some statement m , it suggests the existence of a control flow path from statement n to statement m along which x is not modified

- Set up the data flow equations over the control flow graph and compute the least fixed point solution
- This amounts to compute the def-use (and use-def) chains in a program



Copy Propagation Optimization (2)

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

- A use of x in statement m undergoes copy propagation if
 - a single definition $n. x = RHS$ reaches statement m , and
 - RHS is a variable and not an expression, and
 - the RHS variable is not modified along any path from statement n to statement m

The use of x is replaced by the RHS variable

- After copy propagation, the assignment $n. x = RHS$ becomes dead and can be removed



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Copy Propagation Optimization in Our Program





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Copy Propagation Optimization in Our Program



Ignoring the definitions corresponding to the temporaries because connecting the definitions of temporaries to their usage is trivial (because a temporary is defined only once).



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Copy Propagation Optimization in Our Program





Copy Propagation Optimization in Our Program

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection





Copy Propagation Optimization in Our Program

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection





Copy Propagation Optimization in Our Program

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection





Copy Propagation Optimization in Our Program

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection





Copy Propagation Optimization in Our Program

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



Copy propagation of e is possible because a single definition of e (e_3) reaches the uses

This definition is a copy assignment $e = t_1$ and hence uses of e can be replaced by t_1

The copy assignment $e = t_1$ becomes dead and can be removed



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Copy Propagation Optimization in Our Program



Copy propagation of c is possible because a single definition of c (c_6) reaches the uses

This definition is a copy assignment $c = t_3$ and hence uses of c can be replaced by t_3

The copy assignment $c = t_3$ becomes dead and can be removed



Copy Propagation Optimization in Our Program

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



Copy propagation of c is possible because a single definition of c (c_6) reaches the uses

This definition is a copy assignment $c = t_3$ and hence uses of c can be replaced by t_3

The copy assignment $c = t_3$ becomes dead and can be removed



Copy Propagation Optimization in Our Program

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



No other copy propagation can be done (say for variable v) because

- Multiple definitions of v reach a use of v (one of them could be v_0 indicating a definition-free path)
- Definition $v = \dots$ of variable v may not be a copy assignment (RHS may be an expression)



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Copy Propagation Optimization in Our Program





Discovering Live Ranges

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

- Perform live variables analysis
 - The use of a variable v in statement m makes it live before statement m
 - The definition of a variable v in statement m kills its liveness

If a variable v is live after statement m , it suggests the existence of a control flow path from statement m to EXIT along which x is used before being modified

- Set up the data flow equations over the control flow graph and compute the least fixed point solution
- Statement n is in the live range of variable v if,
 - a definition of v reaches statement n and v is live just before of n , or
 - statement n defines v and v is live just after n



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Discovering Live Ranges in Our Program





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Discovering Live Ranges in Our Program





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Discovering Live Ranges in Our Program





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Discovering Live Ranges in Our Program





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection


Discovering Live Ranges in Our Program





Identifying Interference

- Live ranges l_1 and l_2 interfere if a definition of the variable of l_1 occurs in l_2 or vice-versa
- Consider the example on the right
 - $l_x = \{1, 3, 4\}$ and $l_y = \{2, 3, 5\}$
 - $l_x \cap l_y \neq \emptyset$, yet the same register can be given to both x and y without any problem
 - l_x and l_y do not interfere
- Both x and y are live at the exit of nodes 1 and 2; however l_x does not include 2 (no definition of x at 2) and l_y does not include 1 (no definition of y at 1)
- Definitions of both x and y reach the entry of nodes 4 and 5; however l_x does not include 5 (x is not live in 5) and l_y does not include 4 (y is not live in 4)





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation


Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Coalescing Beyond Copy Propagation

- Copy propagation eliminates copies only when a variable can be replaced by another variable or a constant



- No copy propagation possible
 - $L_x = \{1, 2\}$, $L_y = \{2, 3\}$ and the definition of y occurs in a statement in L_x
 - However, L_x and L_y can be coalesced because statement 2 is the last use of x and defines y
- If a statement defines a variable (say y) and the statement contains the “last use” of a definition of variable x (i.e., x is live at the entry of the statement but not at the exit of the statement)
then the live ranges of x and y can be coalesced



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Constructing the Interference Graph for Our Program





Constructing the Interference Graph for Our Program

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation



Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection





Constructing the Interference Graph for Our Program

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection





Constructing the Interference Graph for Our Program

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

0. $P(a, b, c, d)$

a, b, c, d

a, b, c, d, t_0

a, b, c, d, t_1

b, d, t_1, t_2

b, d, t_1, t_3

b, d, f, t_1, t_3

1. $t_0 = b * c$

2. $t_1 = a + t_0$

4. $t_2 = c * a$

5. $t_3 = t_2 - t_1$

7. $f = t_1 + d$

b, f, t_1, t_3

b, f, t_3, t_4

b, f, t_3, t_5

8. $t_4 = t_1 * t_3$

9. $t_5 = t_4 - f$

10. $d = t_5$

b, d, f, t_3

a, d, f

a, t_8

15. $a = t_3 * b$

16. $t_8 = f + d$

17. $a = t_8 + a$

11. $a = t_3 + d$

12. $t_6 = b * a$

13. $t_7 = t_1 - t_6$


14. $f = t_7$

b, d, t_1, t_3

a, b, d, t_1, t_3

b, d, t_1, t_3, t_6

b, d, t_3, t_7





Constructing the Interference Graph for Our Program


IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:
Code Generation
Section:
Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection





Constructing the Interference Graph for Our Program

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation



Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection





Constructing the Interference Graph for Our Program

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

0. $P(a, b, c, d)$

a, b, c, d

a, b, c, d, t_0

a, b, c, d, t_1

b, d, t_1, t_2

b, d, t_1, t_3

b, d, f, t_1, t_3

1. $t_0 = b * c$

2. $t_1 = a + t_0$

4. $t_2 = c * a$

5. $t_3 = t_2 - t_1$

7. $f = t_1 + d$

b, f, t_1, t_3

b, f, t_3, t_4

b, f, t_3, t_5

8. $t_4 = t_1 * t_3$

9. $t_5 = t_4 - f$

10. $d = t_5$

b, d, f, t_3

a, d, f

a, t_8

15. $a = t_3 * b$

16. $t_8 = f + d$

17. $a = t_8 + a$

11. $a = t_3 + d$

12. $t_6 = b * a$

13. $t_7 = t_1 - t_6$


14. $f = t_7$

b, d, t_1, t_3

a, b, d, t_1, t_3

b, d, t_1, t_3, t_6

b, d, t_3, t_7





Constructing the Interference Graph for Our Program



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:
Code Generation
Section:
Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection





Constructing the Interference Graph for Our Program

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

0. $P(a, b, c, d)$

a, b, c, d

a, b, c, d, t_0

a, b, c, d, t_1

b, d, t_1, t_2

b, d, t_1, t_3

b, d, f, t_1, t_3

1. $t_0 = b * c$

2. $t_1 = a + t_0$

4. $t_2 = c * a$

5. $t_3 = t_2 - t_1$

7. $f = t_1 + d$

b, f, t_1, t_3

b, f, t_3, t_4

b, f, t_3, t_5

8. $t_4 = t_1 * t_3$

9. $t_5 = t_4 - f$

10. $d = t_5$

b, d, f, t_3

a, d, f

a, t_8

15. $a = t_3 * b$

16. $t_8 = f + d$

17. $a = t_8 + a$

11. $a = t_3 + d$

12. $t_6 = b * a$

13. $t_7 = t_1 - t_6$


14. $f = t_7$

b, d, t_1, t_3

a, b, d, t_1, t_3

b, d, t_1, t_3, t_6

b, d, t_3, t_7





Constructing the Interference Graph for Our Program

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation



Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection





Constructing the Interference Graph for Our Program



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:
Code Generation
Section:
Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection





Constructing the Interference Graph for Our Program


IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:
Code Generation
Section:
Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection





Constructing the Interference Graph for Our Program


IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:
Code Generation
Section:
Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection





Constructing the Interference Graph for Our Program

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation



Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

The Resulting Interference Graph



Node	Degree
<i>a</i>	8
<i>b</i>	11
<i>c</i>	5
<i>d</i>	10
<i>f</i>	6
<i>t</i> ₀	4
<i>t</i> ₁	8
<i>t</i> ₂	3
<i>t</i> ₃	9
<i>t</i> ₄	3
<i>t</i> ₅	3
<i>t</i> ₆	4
<i>t</i> ₇	3
<i>t</i> ₈	1



Live Range Information

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



Live range	Degree D	Loads L	Stores S	Spill cost $C = L + S$
a	8	4	3	7
b	11	3	0	3
c	5	2	0	2
d	10	3	1	4
f	6	2	2	4
t_0	4	1	1	2
t_1	8	4	1	5
t_2	3	1	1	2
t_3	9	3	1	4
t_4	3	1	1	2
t_5	3	1	1	2
t_6	4	1	1	2
t_7	3	1	1	2
t_8	1	1	1	2



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Chaitin-Briggs Allocator

k-colouring using Chaitin's method

1. Simplify(a)

Remove nodes in an arbitrary
order s.t for node n , $D(n) < k$
push them on a stack

k-colouring using Briggs' method

Since $D(n) < k$, we are
guaranteed to find a
colour for n



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Chaitin-Briggs Allocator

k-colouring using Chaitin's method

k-colouring using Briggs' method

1. Simplify(a)

Remove nodes in an arbitrary order s.t for node n , $D(n) < k$
push them on a stack

2. Simplify(b)

If the graph is not empty, find the node with the least spill cost, spill it, and go back to step Simplify(a)



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Chaitin-Briggs Allocator

k-colouring using Chaitin's method

k-colouring using Briggs' method

1. Simplify(a)

Remove nodes in an arbitrary order s.t for node n , $D(n) < k$
push them on a stack

2. Simplify(b)

If the graph is not empty, find the node with the least spill cost, spill it, and go back to step Simplify(a)

3. Colour.

Repeatedly pop the node from top of the stack, plug it in the graph and give it a colour distinct from its neighbours



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Chaitin-Briggs Allocator

k-colouring using Chaitin's method

1. Simplify(a)

Remove nodes in an arbitrary order s.t for node n , $D(n) < k$
push them on a stack

2. Simplify(b)

If the graph is not empty, find the node with the least spill cost, spill it, and go back to step Simplify(a)

3. Colour.

Repeatedly pop the node from top of the stack, plug it in the graph and give it a colour distinct from its neighbours

k-colouring using Briggs' method

1. Simplify(a)

Remove nodes in an arbitrary order s.t for node n , $D(n) < k$ push them on a stack



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Chaitin-Briggs Allocator

k -colouring using Chaitin's method

1. Simplify(a)

Remove nodes in an arbitrary order s.t for node n , $D(n) < k$ push them on a stack

2. Simplify(b)

If the graph is not empty, find the node with the least spill cost, spill it, and go back to step Simplify(a)

3. Colour.

Repeatedly pop the node from top of the stack, plug it in the graph and give it a colour distinct from its neighbours

k -colouring using Briggs' method

1. Simplify(a)

Remove nodes in an arbitrary order s.t for node n , $D(n) < k$ push them on a stack

2. Simplify(b)

If the graph is not empty, mark the nodes as potentially spillable and stack them

If $D(n) \geq k$, we may still find a colour for n if two neighbours of n do not interfere with each other and hence can get the same colour



Chaitin-Briggs Allocator

k -colouring using Chaitin's method

1. Simplify(a)

Remove nodes in an arbitrary order s.t for node n , $D(n) < k$
push them on a stack

2. Simplify(b)

If the graph is k -colourable, mark the node with the lowest degree as the node with the lowest cost, spill it, and go back to step Simplify(a)

3. Colour.

Repeatedly pop the node from top of the stack, plug it in the graph and give it a colour distinct from its neighbours

k -colouring using Briggs' method

1. Simplify(a)

Remove nodes in an arbitrary order s.t for node n , $D(n) < k$ push them on a stack

- Chaitin's wisdom: Make the graph k -colourable, mark the node with the lowest degree as the node with the lowest cost, spill it, and go back to step Simplify(a)
- Briggs' wisdom: Colour the graph to k colours, find out if it is colourable

Repeatedly pop the node from top of the stack, plug it in the graph and give it a colour distinct from its neighbours
If a node cannot be coloured, spill it and go back to step Simplify(a)



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Chaitin-Briggs Allocator

k-colouring using Chaitin's method

1. Simplify(a)

Remove nodes in an arbitrary order s.t for node n , $D(n) < k$ push them on a stack

2. Simplify(b)

If the graph is not empty, find the node with the least spill cost, spill it, and go back to step Simplify(a)

3. Colour.

Repeatedly pop the node from top of the stack, plug it in the graph and give it a colour distinct from its neighbours

k-colouring using Briggs' method

1. Simplify(a)

Remove nodes in an arbitrary order s.t for node n , $D(n) < k$ push them on a stack

2. Simplify(b)

If the graph is not empty, mark the nodes as potentially spillable and stack them

3. Colour.

Repeatedly pop the node from top of the stack, plug it in the graph and give it a colour distinct from its neighbours
If a node cannot be coloured, spill it and go back to step Simplify(a)



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Spilling Decisions

- Spill cost is weighted by loop nesting depth d

$$C(n) = (L(n) + S(n)) \times 10^d$$

- Sometime people normalize $C(n)$ by degree and consider the ratio $\frac{C(n)}{D(n)}$
- Spill decision should be taken for one live range at a time
 - When we conclude that we need spilling, we should spill a live range with the least cost and restart simplification after spilling the live range
 - in **Simply(b)** step in Chaitin's method
 - in **Colour** step in Briggs' modification
 - Spilling reduces the degree of other live ranges and another round of simplification may give us a better order of colouring the nodes



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation



Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

The Advantage of Delaying Spilling from Simplification to Colouring

- Chaitin's method cannot colour the diamond graph with two colours but Brigg's method can




- Chaitin's method would spill live ranges because the degree of live ranges is not smaller than the number of colours
- Brigg's method would not spill before coloring and would find that the two neighbours of any node in this graph can be given the same colour



Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours




n	$D(n)$
t_8	< 5
t_4	
t_5	
t_7	
t_2	
t_0	
t_6	≥ 5
c	
a	
t_1	
t_3	
f	
d	
b	

Step Simplify(a)



Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours



Step Simplify(a)


t_8

n	$D(n)$
t_8	< 5
t_4	
t_5	
t_7	
t_2	
t_0	
t_6	≥ 5
c	
a	
t_1	
t_3	
f	
d	
b	



Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours



Step Simplify(a)


t_4
t_8

n	$D(n)$
t_8	< 5
t_4	
t_5	
t_7	
t_2	
t_0	
t_6	≥ 5
c	
a	
t_1	
t_3	
f	
d	
b	



Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours



Step Simplify(a)


t_5
 t_4
 t_8

n	$D(n)$
t_8	< 5
t_4	
t_5	
t_7	
t_2	
t_0	
t_6	≥ 5
c	
a	
t_1	
t_3	
f	
d	
b	



Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours



Step Simplify(a)


n	$D(n)$
t_8	< 5
t_4	
t_5	
t_7	
t_2	
t_0	
t_6	≥ 5
c	
a	
t_1	
t_3	
f	
d	
b	

t_7
 t_5
 t_4
 t_8



Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours



Step Simplify(a)


n	$D(n)$
t_8	< 5
t_4	
t_5	
t_7	
t_2	
t_0	
t_6	
c	≥ 5
a	
t_1	
t_3	
f	
d	
b	

t_2
 t_7
 t_5
 t_4
 t_8



Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours



Step Simplify(a)


t ₀
t ₂
t ₇
t ₅
t ₄
t ₈

n	D(n)
t ₈	< 5
t ₄	
t ₅	
t ₇	
t ₂	
t ₀	
t ₆	≥ 5
c	
a	
t ₁	
t ₃	
f	
d	
b	



Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours



Step Simplify(a)


t₆
t₀
t₂
t₇
t₅
t₄
t₈

n	D(n)
t ₈	< 5
t ₄	
t ₅	
t ₇	
t ₂	
t ₀	
t ₆	
c	≥ 5
a	
t ₁	
t ₃	
f	
d	
b	



Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours



PS

c
t ₆
t ₀
t ₂
t ₇
t ₅
t ₄
t ₈

n	D(n)
t ₈	< 5
t ₄	
t ₅	
t ₇	
t ₂	
t ₀	
t ₆	≥ 5
c	
a	
t ₁	
t ₃	
f	
d	
b	

Step Simplify(b)



Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



PS
PS

a
 c
 t_6
 t_0
 t_2
 t_7
 t_5
 t_4
 t_8

n	$D(n)$
t_8	< 5
t_4	
t_5	
t_7	
t_2	
t_0	
t_6	≥ 5
c	
a	
t_1	
t_3	
f	
d	
b	

Step Simplify(b)



Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours


IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:
Code Generation
Section:
Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



PS	t_1
PS	a
PS	c
	t_6
	t_0
	t_2
	t_7
	t_5
	t_4
	t_8

n	$D(n)$
t_8	< 5
t_4	
t_5	
t_7	
t_2	
t_0	
t_6	≥ 5
c	
a	
t_1	
t_3	
f	
d	
b	

Step Simplify(b)



Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



PS	t_3
PS	t_1
PS	a
PS	c
	t_6
	t_0
	t_2
	t_7
	t_5
	t_4
	t_8

n	$D(n)$
t_8	< 5
t_4	
t_5	
t_7	
t_2	
t_0	
t_6	≥ 5
c	
a	
t_1	
t_3	
f	
d	
b	

Step Simplify(b)



Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



Step Simplify(b)

PS	<i>f</i>
PS	<i>t</i> ₃
PS	<i>t</i> ₁
PS	<i>a</i>
PS	<i>c</i>
	<i>t</i> ₆
	<i>t</i> ₀
	<i>t</i> ₂
	<i>t</i> ₇
	<i>t</i> ₅
	<i>t</i> ₄
	<i>t</i> ₈

n	$D(n)$
<i>t</i> ₈	< 5
<i>t</i> ₄	
<i>t</i> ₅	
<i>t</i> ₇	
<i>t</i> ₂	
<i>t</i> ₀	
<i>t</i> ₆	≥ 5
<i>c</i>	
<i>a</i>	
<i>t</i> ₁	
<i>t</i> ₃	
<i>f</i>	
<i>d</i>	
<i>b</i>	



Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours     

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



PS	d
PS	f
PS	t_3
PS	t_1
PS	a
PS	c
	t_6
	t_0
	t_2
	t_7
	t_5
	t_4
	t_8

n	$D(n)$
t_8	< 5
t_4	
t_5	
t_7	
t_2	
t_0	
t_6	≥ 5
c	
a	
t_1	
t_3	
f	
d	
b	

Step Simplify(b)



Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours     

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

PS
PS
PS
PS
PS
PS
PS

b
 d
 f
 t_3
 t_1
 a
 c
 t_6
 t_0
 t_2
 t_7
 t_5
 t_4
 t_8

n	$D(n)$
t_8	< 5
t_4	
t_5	
t_7	
t_2	
t_0	
t_6	
c	≥ 5
a	
t_1	
t_3	
f	
d	
b	



Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours     

(b)

PS	<i>b</i>
PS	<i>d</i>
PS	<i>f</i>
PS	<i>t₃</i>
PS	<i>t₁</i>
PS	<i>a</i>
PS	<i>c</i>
	<i>t₆</i>
	<i>t₀</i>
	<i>t₂</i>
	<i>t₇</i>
	<i>t₅</i>
	<i>t₄</i>
	<i>t₈</i>



Step Colour



Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours     

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation





Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



Step Colour

PS	<i>d</i>				
PS	<i>f</i>				
PS	<i>t₃</i>				
PS	<i>t₁</i>				
PS	<i>a</i>				
PS	<i>c</i>				
	<i>t₆</i>				
	<i>t₀</i>				
	<i>t₂</i>				
	<i>t₇</i>				
	<i>t₅</i>				
	<i>t₄</i>				
	<i>t₈</i>				



Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours     

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:




Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



PS	<i>f</i>			
PS	<i>t₃</i>			
PS	<i>t₁</i>			
PS	<i>a</i>			
PS	<i>c</i>			
	<i>t₆</i>			
	<i>t₀</i>			
	<i>t₂</i>			
	<i>t₇</i>			
	<i>t₅</i>			
	<i>t₄</i>			
	<i>t₈</i>			

Step Colour



Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours     

IIT Bombay
cs302: Implementation
of Programming
Languages


Topic:
Code Generation



Section:
Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



PS	t_3		
PS	t_1		
PS	a		
PS	c		
	t_6		
	t_0		
	t_2		
	t_7		
	t_5		
	t_4		
	t_8		

Step Colour



Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours     

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



PS	t_1	
PS	a	
PS	c	
	t_6	
	t_0	
	t_2	
	t_7	
	t_5	
	t_4	
	t_8	


Step Colour

Subgraph K_5 needs all 5 colours



Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours



PS
PS

a
 c
 t_6
 t_0
 t_2
 t_7
 t_5
 t_4
 t_8

No color (Subgraph K_6)

Need to spill a and
restart simplification


Is not required for this
example because the
degree of c becomes 5


Step Colour



Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours     




PS	c	
	t ₆	
	t ₀	
	t ₂	
	t ₇	
	t ₅	
	t ₄	
	t ₈	


Step Colour



Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours     




t_6	
t_0	
t_2	
t_7	
t_5	
t_4	
t_8	

Step Colour




Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours     




Step Colour

t_0	
t_2	
t_7	
t_5	
t_4	
t_8	



Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours     





Step Colour





Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours     




Step Colour




Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours     



Step Colour





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation


Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours     



Step Colour





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation


Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours     



Step Colour





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation


Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Simplify and Colour the Interference Graph (Briggs' Method)

5 Colours     





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Program After Global Register Allocation





Program After Global Register Allocation

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Program After Global Register Allocation





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Program After Global Register Allocation





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Program After Peephole Optimization





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:



Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Program After Peephole Optimization





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Live Range Spilling

- Spilling a live range l involves keeping the variable of l in the memory,
 - For RISC architectures: load in a register for every read, store back in the memory for every write
 - For CISC architectures: access directly from memory



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation


Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Live Range Spilling

- Spilling a live range l involves keeping the variable of l in the memory,
 - For RISC architectures: load in a register for every read, store back in the memory for every write
 - For CISC architectures: access directly from memory
- Spilling is necessary if the number of interfering live ranges at a program point exceeds the number of registers



- The degree of l_1 is 3 but at no point does it exceed 2
- 2 registers are sufficient without needing spilling



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection


Live Range Splitting

- Splitting a live range l involves creating smaller live ranges l_1, \dots, l_k such that $D(l_i) \leq D(l)$, $1 \leq i \leq k$
 - Live ranges l_i participate in graph colouring and may get a colour if $D(l_i) < D(l)$



Live Range Splitting

- Splitting a live range l involves creating smaller live ranges l_1, \dots, l_k such that $D(l_i) \leq D(l)$, $1 \leq i \leq k$
 - Live ranges l_i participate in graph colouring and may get a colour if $D(l_i) < D(l)$
- Splitting l is useful when it *contains* some live range l' completely and at some point $D(l')$ is smaller than the number of registers




Splitting cannot help us colour this program with a single colour




IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:
Code Generation
Section:
Global Register
Allocation
Managing Registers
Across Calls
Registers Usage in
scip
Instruction Selection


Spilling Vs Splitting



Original program



Splitting x and z leads
to 3 loads and 2 stores



Splitting only z leads
to 2 loads and 1 store

No difference between
spitting or spilling z



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
sclp

Instruction Selection



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

**Managing Registers
Across Calls**

Registers Usage in
scip

Instruction Selection

Managing Registers Across Calls



Managing Registers Across Calls

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection




Two options to manage R across the call

- Procedure g saves it before the call and restores it after the call
- Procedure f saves it at the start and restores it the end



Managing Registers Across Calls



If **procedure g saves R** before the call
and restores it after the call

- It does not know if procedure f really needs R
- It knows if the value in R is needed across the call





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Managing Registers Across Calls



If **procedure g saves R** before the call
and restores it after the call

- It does not know if procedure f really needs R
- It knows if the value in R is needed across the call

Save and restore would be wasteful if

- f does not need R **Unavoidable**
- the value in R is not needed across the call **Avoidable**



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Managing Registers Across Calls



If **procedure f** saves R at the start and restores it at the end

- It does not know if procedure g contains a value needed across the call
- It knows if R is needed within f



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Managing Registers Across Calls



If **procedure f saves R** at the start and restores it at the end

- It does not know if procedure g contains a value needed across the call
- It knows if R is needed within f

Save and restore would be wasteful if

- the value in R is not needed across the call
- f does not need R



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Managing Registers Across Calls



If procedure f saves R at the start and restores it at the end

- It does not know if procedure g contains a value needed across the call
- It knows if R is needed within f

Save and restore would be wasteful if

- the value in R is not needed across the call Unavoidable
- f does not need R Avoidable



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Caller-Saved and Callee-Saved Registers

- Caller-saved register.
 - Saving is at the discretion of the caller
 - Callee can use it without the fear of overwriting useful data
 - Also known as **call-clobbered** register
- Callee-saved register.
 - Saving is at the discretion of the callee
 - Caller can use it without the fear of overwriting useful data
 - Also known as **call-preserved** register



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Caller-Saved and Callee-Saved Registers

- Caller-saved register.
 - Saving is at the discretion of the caller
 - Callee can use it without the fear of overwriting useful data
 - Also known as **call-clobbered** register
- Callee-saved register.
 - Saving is at the discretion of the callee
 - Caller can use it without the fear of overwriting useful data
 - Also known as **call-preserved** register
- How to use these registers in a procedure?



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Caller-Saved and Callee-Saved Registers

- Caller-saved register.
 - Saving is at the discretion of the caller
 - Callee can use it without the fear of overwriting useful data
 - Also known as **call-clobbered** register
- Callee-saved register.
 - Saving is at the discretion of the callee
 - Caller can use it without the fear of overwriting useful data
 - Also known as **call-preserved** register
- How to use these registers in a procedure?
 - Use a caller-saved register R for values that are not live across a call
 R is not saved by the callee and need not be saved by the caller



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Caller-Saved and Callee-Saved Registers

- Caller-saved register.
 - Saving is at the discretion of the caller
 - Callee can use it without the fear of overwriting useful data
 - Also known as **call-clobbered** register
- Callee-saved register.
 - Saving is at the discretion of the callee
 - Caller can use it without the fear of overwriting useful data
 - Also known as **call-preserved** register
- How to use these registers in a procedure?
 - Use a caller-saved register R for values that are not live across a call
 R is not saved by the callee and need not be saved by the caller
 - Use a callee-saved register R for values that are live across a call
 R is not saved by the caller; it is saved by the callee only if it is needed



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Caller-Saved and Callee-Saved Registers

- Caller-saved register.
 - Saving is at the discretion of the caller
 - Callee can use it without the fear of overwriting useful data
 - Also known as **call-clobbered** register
- Callee-saved register.
 - Saving is at the discretion of the callee
 - Caller can use it without the fear of overwriting useful data
 - Also known as **call-preserved** register
- How to use these registers in a procedure?
 - Use a caller-saved register R for values that are not live across a call
 R is not saved by the callee and need not be saved by the caller
 - Use a callee-saved register R for values that are live across a call
 R is not saved by the caller; it is saved by the callee only if it is needed
- This convention is decided by the architecture and not by a compiler to facilitate separate compilation (different object modules, in particular libraries, may be compiled by a different compiler and must follow a uniform convention)



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Integrating Caller-Saved and Callee-Saved Registers Within Graph Colouring

- Let **callee-saved** and **caller-saved** registers be denoted by synthetic live ranges coloured **green** and **red** respectively

Start: $f()$

Call: $g()$

End: f



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Integrating Caller-Saved and Callee-Saved Registers Within Graph Colouring



- Let **callee-saved** and **caller-saved** registers be denoted by synthetic live ranges coloured **green** and **red** respectively
 - In f , a **callee-saved** register is assumed to be occupying a value that is live across a call of f in its callers
- Construct a **green** live range spanning the entire body of f (indicating that it is not available in the body of f because it is used in the callers of f)



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Integrating Caller-Saved and Callee-Saved Registers Within Graph Colouring



- Let **callee-saved** and **caller-saved** registers be denoted by synthetic live ranges coloured **green** and **red** respectively
- In f , a **callee-saved** registered is assumed to be occupying a value that is live across a call of f in its callers
Construct a **green** live range spanning the entire body of f (indicating that it is not available in the body of f because it is used in the callers of f)
- In f , a **caller-saved** registered is assumed to be occupying a value that is not live across calls within f
Construct a **red** live range spanning the calls in f (indicating that it is not available across the call because it is used in the callees of f)



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Integrating Caller-Saved and Callee-Saved Registers Within Graph Colouring



- Let **callee-saved** and **caller-saved** registers be denoted by synthetic live ranges coloured **green** and **red** respectively
- In f , a **callee-saved** registered is assumed to be occupying a value that is live across a call of f in its callers
Construct a **green** live range spanning the entire body of f (indicating that it is not available in the body of f because it is used in the callers of f)
- In f , a **caller-saved** registered is assumed to be occupying a value that is not live across calls within f
Construct a **red** live range spanning the calls in f (indicating that it is not available across the call because it is used in the callees of f)
- Construct the interference graph with these additional live ranges



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Integrating Caller-Saved and Callee-Saved Registers Within Graph Colouring



- Let **callee-saved** and **caller-saved** registers be denoted by synthetic live ranges coloured **green** and **red** respectively
- In f , a **callee-saved** registered is assumed to be occupying a value that is live across a call of f in its callers
Construct a **green** live range spanning the entire body of f (indicating that it is not available in the body of f because it is used in the callers of f)
- In f , a **caller-saved** registered is assumed to be occupying a value that is not live across calls within f
Construct a **red** live range spanning the calls in f (indicating that it is not available across the call because it is used in the callees of f)
- Construct the interference graph with these additional live ranges
- Colour the graph with the constraint that the red live ranges cannot be spilled/split.



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Integrating Caller-Saved and Callee-Saved Registers Within Graph Colouring



- Let **callee-saved** and **caller-saved** registers be denoted by synthetic live ranges.
- We may spill/split green or other live ranges (except red) if we cannot colour the graph
- The reason red live range cannot be spilled or split is that it is used in the callee procedure g and f does not have access to the value; in f , we can save a value before the call and restore it but it does not amount to spilling the red live range
- The green live range can be spilled by saving the value at the start of f and restoring at the end of f (hence spill cost 2)
- If no live range needs to spill/split, we have avoided all saves and restores across the calls to f and within f
- Colour the graph with the constraint that the red live ranges cannot be spilled/split.

Example of Register Management Across Calls



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

```
void S()
{  c =...
   a =...
   print a
   print c
   print a
   call Q()
   b =...
   print b
   print c
   print b
   call T()
   print c
}
```

```
void Q()
{  f =...
   d =...
   print d
   print f
   print d
   e =...
   print e
   print f
   print e
   print f
}
```



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Example of Register Management Across Calls

```
void S()
{
  c = ...
  a = ...
  print a
  print c
  print a
  call Q()
  b = ...
  print b
  print c
  print b
  call T()
  print c
}
```

Diagram illustrating register management across calls for procedure S:

- A green vertical bar represents the live range of register r1, spanning the entire duration of procedure S.
- A red vertical bar represents the live range of register r0, spanning the duration of the call to Q() and the call to T().
- Gray vertical bars represent the live ranges of local variables: 'a' (from 'a = ...' to the first 'print a'), 'b' (from 'b = ...' to the last 'print b'), and 'c' (from the first 'c = ...' to the last 'print c').

```
void Q()
{
  f = ...
  d = ...
  print d
  print f
  print d
  e = ...
  print e
  print f
  print e
  print f
}
```

Identify live ranges in procedure S

Add a green live range to represent that a caller of S may be freely using the callee-saved register r1 (which should be saved by S in its role as a callee)

Add a red live range across each call to represent that a callee of S may be freely using the caller-saved register r0 (which should be saved by S in its role as a caller)



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip


Instruction Selection

Example of Register Management Across Calls

```
void S()
{
  c = ...
  a = ...
  print a
  print c
  print a
  call Q()
  b = ...
  print b
  print c
  print b
  call T()
  print c
}
```

Diagram illustrating register management across calls for procedure S. A green live range for register r1 spans the entire duration of S, indicating it must be saved by S. Red live ranges for register r0 are shown across the call to Q and the call to T, indicating they must be saved by S.

```
void Q()
{
  f = ...
  d = ...
  print d
  print f
  print d
  e = ...
  print e
  print f
  print e
}
```



Identify live ranges in procedure S

Add a green live range to represent that a caller of S may be freely using the callee-saved register r1 (which should be saved by S in its role as a callee)

Add a red live range across each call to represent that a callee of S may be freely using the caller-saved register r0 (which should be saved by S in its role as a caller)

Construct the interference graph for S



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls


Registers Usage in
scip

Instruction Selection

Example of Register Management Across Calls

```
void S()  
{ c =...  
  a =...  
  print a  
  print c  
  print a  
  call Q()  
  b =...  
  print b  
  print c  
  print b  
  call T()  
  print c  
}
```

```
void Q()  
{ f =...  
  d =...  
  print d  
  print f  
  print d  
  e =...  
  print e  
  print f  
  print e  
  print f  
}
```



Identify live ranges in procedure *S*

Add a green live range to represent that a caller of *S* may be freely using the callee-saved register *r1* (which should be saved by *S* in its role as a callee)

Add a red live range across each call to represent that a callee of *S* may be freely using the caller-saved register *r0* (which should be saved by *S* in its role as a caller)

Construct the interference graph for *S*



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Example of Register Management Across Calls


```
void S()  
{ c =...  
  a =...  
  print a  
  print c  
  print a  
  call Q()  
  b =...  
  print b  
  print c  
  print b  
  call T()  
  print c  
}
```

```
void Q()  
{ f =...  
  d =...  
  print d  
  print f  
  print d  
  e =...  
  print e  
  print f  
  print e  
  print f  
}
```

Identify live ranges in procedure Q

Add a green live range to represent that a caller of Q may be freely using the callee-saved register r1 (which should be saved by Q in its role as a callee)

No call in Q so no red live range (or it does not interfere with any live range)





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Example of Register Management Across Calls

```
void S()  
{ c =...  
  a =...  
  print a  
  print c  
  print a  
  call Q()  
  b =...  
  print b  
  print c  
  print b  
  call T()  
  print c  
}
```



```
void Q()  
{ f =...  
  d =...  
  print d  
  print f  
  print d  
  e =...  
  print e  
  print f  
  print e  
  print f  
}
```

Identify live ranges in procedure Q

Add a green live range to represent that a caller of Q may be freely using the callee-saved register r1 (which should be saved by Q in its role as a callee)

No call in Q so no red live range (or it does not interfere with any live range)

Construct the interference graph for Q





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Example of Register Management Across Calls

```
void S()  
{ c =...  
  a =...  
  print a  
  print c  
  print a  
  call Q()  
  b =...  
  print b  
  print c  
  print b  
  call T()  
  print c  
}
```


```
void Q()  
{ f =...  
  d =...  
  print d  
  print f  
  print d  
  e =...  
  print e  
  print f  
  print e  
  print f  
}
```

Identify live ranges in procedure *Q*

Add a green live range to represent that a caller of *Q* may be freely using the callee-saved register *r1* (which should be saved by *Q* in its role as a callee)

No call in *Q* so no red live range (or it does not interfere with any live range)

Construct the interference graph for *Q*






Example of Register Management Across Calls

```
void S()  
{ c =...  
  a =...  
  print a  
  print c  
  print a  
  call Q()  
  b =...  
  print b  
  print c  
  print b  
  call T()  
  print c  
}
```

```
void Q()  
{ f =...  
  d =...  
  print d  
  print f  
  print d  
  e =...  
  print e  
  print f  
  print e  
  print f  
}
```

Cannot colour the interference graph of *S* with two colours so we need to spill some live ranges






Example of Register Management Across Calls

```
void S()
{
  c = ...
  a = ...
  print a
  print c
  print a
  call Q()
  b = ...
  print b
  print c
  print b
  call T()
  print c
}
```

```
void Q()
{
  f = ...
  d = ...
  print d
  print f
  print d
  e = ...
  print e
  print f
  print e
  print f
}
```

Cannot colour the interference graph of S with two colours so we need to spill some live ranges

Compute the spill costs





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Example of Register Management Across Calls


```
void S()
{
  c = ...
  a = ...
  print a
  print c
  print a
  call Q()
  b = ...
  print b
  print c
  print b
  call T()
  print c
}
```

```
void Q()
{
  f = ...
  d = ...
  print d
  print f
  print d
  e = ...
  print e
  print f
  print e
  print f
}
```

Cannot colour the interference graph of S with two colours so we need to spill some live ranges

Compute the spill costs

Spill $r1$ because it has the least spill cost





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Example of Register Management Across Calls

```
void S()
{
  c = ...
  a = ...
  print a
  print c
  print a
  call Q()
  b = ...
  print b
  print c
  print b
  call T()
  print c
}
```


```
void Q()
{
  f = ...
  d = ...
  print d
  print f
  print d
  e = ...
  print e
  print f
  print e
  print f
}
```

Cannot colour the interference graph of S with two colours so we need to spill some live ranges

Compute the spill costs

Spill $r1$ because it has the least spill cost

Give green color to c and red to a and b







Example of Register Management Across Calls

```
void S()  
{ c =...  
  a =...  
  print a  
  print c  
  print a  
  call Q()  
  b =...  
  print b  
  print c  
  print b  
  call T()  
  print c  
}
```

```
void Q()  
{ f =...  
  d =...  
  print d  
  print f  
  print d  
  e =...  
  print e  
  print f  
  print e  
  print f  
}
```

Cannot colour the interference graph of Q with two colours so we need to spill some live ranges



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip



Instruction Selection

Example of Register Management Across Calls

```
void S()
{
  c = ...
  a = ...
  print a
  print c
  print a
  call Q()
  b = ...
  print b
  print c
  print b
  call T()
  print c
}
```

```
void Q()
{
  f = ...
  d = ...
  print d
  print f
  print d
  e = ...
  print e
  print f
  print e
  print f
}
```

Cannot colour the interference
graph of Q with two colours so
we need to spill some live ranges
Compute the spill costs





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Example of Register Management Across Calls



```
void S()
{
  c = ...
  a = ...
  print a
  print c
  print a
  call Q()
  b = ...
  print b
  print c
  print b
  call T()
  print c
}
```

```
void Q()
{
  f = ...
  d = ...
  print d
  print f
  print d
  e = ...
  print e
  print f
  print e
  print f
}
```

Cannot colour the interference graph of Q with two colours so we need to spill some live ranges

Compute the spill costs

Spill r1 because it has the least spill cost





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Example of Register Management Across Calls

```
void S()  
{  c =...  
   a =...  
   print a  
   print c  
   print a  
   call Q()  
   b =...  
   print b  
   print c  
   print b  
   call T()  
   print c  
}
```


```
void Q()  
{  f =...  
   d =...  
   print d  
   print f  
   print d  
   e =...  
   print e  
   print f  
   print e  
   print f  
}
```

Cannot colour the interference
graph of Q with two colours so
we need to spill some live ranges

Compute the spill costs

Spill $r1$ because it has the least
spill cost

Give one color to f and the other
color to e and d





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
sclp

Instruction Selection



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

**Registers Usage in
scip**

Instruction Selection

Registers Usage in scip



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Register Categories for Spim





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Registers in Spim

Name	No.	Sizes	Use	Category
\$zero	00	32		constant data
at	01	32		NA
v0	02	32,64	expr result	caller-saved
v1	03	32	function result	caller-saved
a0	04	32,64	argument	caller-saved
a1	05	32	argument	caller-saved
a2	06	32,64	argument	caller-saved
a3	07	32	argument	caller-saved
t0	08	32,64	temporary	caller-saved
t1	09	32	temporary	caller-saved
t2	10	32,64	temporary	caller-saved
t3	11	32	temporary	caller-saved
t4	12	32,64	temporary	caller-saved
t5	13	32	temporary	caller-saved
t6	14	32,64	temporary	caller-saved
t7	15	32	temporary	caller-saved

Name	No.	Sizes	Use	Category
s0	16	32,64	temporary	callee-saved
s1	17	32	temporary	callee-saved
s2	18	32,64	result	callee-saved
s3	19	32	result	callee-saved
s4	20	32,64	temporary	callee-saved
s5	21	32	temporary	callee-saved
s6	22	32,64	temporary	callee-saved
s7	23	32	temporary	callee-saved
t8	24	32,64	temporary	caller-saved
t9	25	32	temporary	caller-saved
k0	26	32,64		NA
k1	27	32		NA
gp	28	32,64	global pointer	address
sp	29	32	stack pointer	address
fp	30	32,64	frame pointer	address
ra	31	32	return address	address



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Co-Processor Registers in Spim

Name	Number	Sizes
f0	00	32,64
f1	01	32
f2	02	32,64
f3	03	32
f4	04	32,64
f5	05	32
f6	06	32,64
f7	07	32
f8	08	32,64
f9	09	32
f10	10	32,64
f11	11	32
f12	12	32,64
f13	13	32
f14	14	32,64
f15	15	32

Name	Number	Sizes
f16	16	32,64
f17	17	32
f19	18	32,64
f19	19	32
f20	20	32,64
f21	21	32
f22	22	32,64
f23	23	32
f24	24	32,64
f25	25	32
f26	26	32,64
f27	27	32
f28	28	32,64
f29	29	32
f30	30	32,64
f31	31	32



Registers Used By SCLP for Storing Intermediate Results

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
sclp

Instruction Selection

Register		Type
Name	Pair	
v0		int
v1		int
t0		int
t1		int
t2		int
t3		int
t4		int
t5		int
t6		int
t7		int
t8		int
t9		int

Register		Type
Name	Pair	
s0		int
s1		int
s2		int
s3		int
s4		int
s5		int
s6		int
s7		int
f0	f0,f1	float
f2	f2,f3	float
f4	f4,f5	float
f6	f5,f6	float

Register		Type
Name	Pair	
f8	f8,f9	float
f10	f10,f11	float
f12	f12,f13	float
f14	f14,f15	float
f16	f16,f17	float
f18	f18,f19	float
f20	f20,f21	float
f22	f22,f23	float
f24	f24,f25	float
f26	f26,f27	float
f28	f28,f29	float
f30	f30,f31	float



Registers Used By SCLP for Storing Intermediate Results

Designated for function result, hence ignored

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
sclp

Instruction Selection

Register		Type
Name	Pair	
v0		int
v1		int
t0		int
t1		int
t2		int
t3		int
t4		int
t5		int
t6		int
t7		int
t8		int
t9		int

Register		Type
Name	Pair	
s0		int
s1		int
s2		int
s3		int
s4		int
s5		int
s6		int
s7		int
f0	f0,f1	float
f2	f2,f3	float
f4	f4,f5	float
f6	f5,f6	float

Register		Type
Name	Pair	
f8	f8,f9	float
f10	f10,f11	float
f12	f12,f13	float
f14	f14,f15	float
f16	f16,f17	float
f18	f18,f19	float
f20	f20,f21	float
f22	f22,f23	float
f24	f24,f25	float
f26	f26,f27	float
f28	f28,f29	float
f30	f30,f31	float



Registers Used By SCLP for Storing Intermediate Results

Designated for function result, hence ignored

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
sclp

Instruction Selection

Register		Type
Name	Pair	
v0		int
t0		int
t1		int
t2		int
t3		int
t4		int
t5		int
t6		int
t7		int
t8		int
t9		int

Register		Type
Name	Pair	
s0		int
s1		int
s2		int
s3		int
s4		int
s5		int
s6		int
s7		int
f2	f2,f3	float
f4	f4,f5	float
f6	f5,f6	float

Register		Type
Name	Pair	
f8	f8,f9	float
f10	f10,f11	float
f12	f12,f13	float
f14	f14,f15	float
f16	f16,f17	float
f18	f18,f19	float
f20	f20,f21	float
f22	f22,f23	float
f24	f24,f25	float
f26	f26,f27	float
f28	f28,f29	float
f30	f30,f31	float



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Register Allocation Policy Used by scip

Very simple strategy

- No register is occupied across any assignment in the source program
The result is stored in memory for the LHS variable and the result register is freed
- Within an expression, values of source variables are loaded into registers
- Intermediate values within an expression (stored in a temporary variable) are assigned a register
The result of a ternary expression is a “saved” temporary which is treated like a source variable
- Getting a new register
 - When a temporary is assigned a register, mark it as occupied
 - When a temporary is used in a TAC statement, mark the register as free
 - To get a new register,
 - Traverse the list of registers and assign the first free register
 - Need to match the type
- Registers are chosen for a TAC statement in this order: first operand, result, second operand (because second operand may not exist)



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Instruction Selection



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
sc1p

Instruction Selection

Instruction Selection in sc1p

Asgn_TAC Stmt

Compute_TAC Stmt

Call_TAC Stmt

Goto_TAC Stmt

IfGoto_TAC Stmt

Return_TAC Stmt

Label_TAC Stmt

IO_TAC Stmt

NOP_TAC Stmt

Move_RTL Stmt

Compute_RTL Stmt

Call_RTL Stmt

Goto_RTL Stmt

IfGoto_RTL Stmt

Return_RTL Stmt

Label_RTL Stmt

Read_RTL Stmt

Write_RTL Stmt

NOP_RTL Stmt

Move_ASM Stmt

Compute_ASM Stmt

Call_ASM Stmt

Goto_ASM Stmt

IfGoto_ASM Stmt

Return_ASM Stmt

Label_ASM Stmt

Syscall_ASM Stmt


NOP_ASM Stmt



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:
Code Generation
Section:
Global Register
Allocation
Managing Registers
Across Calls
Registers Usage in
sc1p
Instruction Selection

Instruction Selection in sc1p






IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:
Code Generation
Section:
Global Register
Allocation
Managing Registers
Across Calls
Registers Usage in
sc1p
Instruction Selection

Instruction Selection in sc1p





Integrated Instruction Selection and Register Allocation Algorithms

For expression trees

- Sethi-Ullman Algorithm

- Simple machine model (handles RISC architectures well)
- Optimal in terms of the number of instructions with the minimum number of registers and minimum number of stores
- Linear in the size of the expression tree

- Aho-Johnson Algorithm

- Very general machine model (handles CISC architectures also well)
- Optimal in terms of the cost of execution
- Linear in the size of the expression tree
(exponential in the arity of instructions which is bounded by a small constant, say 3 or 4)

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



Integrated Instruction Selection and Register Allocation Algorithms

For expression trees

- Sethi-Ullman Algorithm
 - Simple machine model (handles RISC architectures well)
 - Optimal in terms of the number of instructions with the minimum number of registers and minimum number of stores
 - Linear in the size of the expression tree
- Aho-Johnson Algorithm
 - Very general machine model (handles CISC architectures also well)
 - Optimal in terms of the cost of execution
 - Linear in the size of the expression tree
(exponential in the arity of instructions which is bounded by a small constant, say 3 or 4)

For other IR statements, instruction selection is relatively easier and simple methods work well

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



Integrated Instruction Selection and Register Allocation Algorithms

For expression trees

- Sethi-Ullman Algorithm

We will cover this

- Simple machine model (handles RISC architectures well)
- Optimal in terms of the number of instructions with the minimum number of registers and minimum number of stores
- Linear in the size of the expression tree

- Aho-Johnson Algorithm

No time for this

- Very general machine model (handles CISC architectures also well)
- Optimal in terms of the cost of execution
- Linear in the size of the expression tree
(exponential in the arity of instructions which is bounded by a small constant, say 3 or 4)

For other IR statements, instruction selection is relatively easier and simple methods work well

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



Sethi-Ullman Algorithm: Target Model

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

- A finite set of registers r_0, r_1, \dots, r_k
- Countable memory locations
- Simple machine instructions
 - Load instruction $r \leftarrow m$
 - Store instruction $m \leftarrow r$
 - Compute instructions
 - $r \leftarrow r \text{ op } m$ (result and left operands are same, right operand is in memory)
 - $r_1 \leftarrow r_1 \text{ op } r_2$ (result and left operands are same, right operand is in register)



Sethi-Ullman Algorithm: Input IR

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

- Expression tree (AST of expressions)
 - no control flow (so no ternary expression)
 - no assignments to source variables (so no side effects),
 - no function calls,
 - no sharing of value (so no DAGs, only trees)
- Algebraic properties such as commutativity and associative not assumed in the basic algorithm
Extended algorithm handles them



Handling a DAG

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection


- Generating code to evaluate the shared subexpression only once could enhance efficiency
- Sethi-Ullman algorithm can be made to handle this in the following manner
 - Treat the shared subexpression as a separate expression tree, generate code for it using the Sethi-Ullman algorithm and save the result in a temporary
 - Convert the input DAG into a tree by replacing the subtree by the name of the temporary and replicate it
 - Generate the code using Sethi-Ullman algorithm



The Key Idea Behind Sethi-Ullman Algorithm

The register usage in the code fragment for a tree rooted at n can be described by

- $R(n)$: The number of registers used by the code
- $L(n)$: The number of registers live after the code (i.e., the intermediate results that are required later)
- The algorithm minimizes $R(n)$ to avoid storing intermediate results



If the code computes n_1 first, then

$$R(n) = \max(R(n_1), L(n_1) + R(n_2))$$

If the code computes n_2 first, then

$$R(n) = \max(R(n_2), L(n_2) + R(n_1))$$



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

The Key Idea Behind Sethi-Ullman Algorithm



If the code computes n_1 first, then

$$R(n) = \max(R(n_1), L(n_1) + R(n_2))$$

If the code computes n_2 first, then

$$R(n) = \max(R(n_2), L(n_2) + R(n_1))$$

In order to minimize $R(n)$,

1. Minimize $L(n_1)$ and $L(n_2)$

Minimizing to 0 would introduce a store so minimize to 1

2. Decide whether to evaluate n_1 first or n_2 first



Key Idea #1: Contiguous Evaluation Minimizes $L(n)$ to 1

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection


- **Contiguous Evaluation.** Evaluate n_1 completely before evaluating n_2 or vice-versa
 - If we evaluate a subtree completely, we need to hold only the final result in a register during the evaluation of the other subtrees
 - If we do not evaluate a subtree completely before moving to the other subtree, we may have to hold multiple intermediate results in a register during the evaluation of the other subtree
 - This increases the need of registers
- **Strongly Contiguous Evaluation.** All subtrees of n_1 and n_2 are also evaluated contiguously



Key Idea #1: Contiguous Evaluation Minimizes $L(n)$ to 1

Instructions

```
 $r \leftarrow r \text{ op } m$   
 $r_1 \leftarrow r_1 \text{ op } r_2$   
 $r \leftarrow m$   
 $m \leftarrow r$ 
```



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



Key Idea #1: Contiguous Evaluation Minimizes $L(n)$ to 1

Instructions


```
 $r \leftarrow r \text{ op } m$   
 $r_1 \leftarrow r_1 \text{ op } r_2$   
 $r \leftarrow m$   
 $m \leftarrow r$ 
```

```
 $r_0 \leftarrow a$   
 $r_0 \leftarrow r_0 / b$   
 $r_1 \leftarrow c$   
 $r_1 \leftarrow r_1 - d$   
 $r_0 \leftarrow r_0 * r_1$ 
```

```
 $r_0 \leftarrow a$   
 $r_0 \leftarrow r_0 / b$   
 $r_1 \leftarrow c$   
 $r_1 \leftarrow r_1 - d$ 
```

```
 $r_1 \leftarrow e$   
 $r_1 \leftarrow r_1 * f$   
 $r_2 \leftarrow g$   
 $r_2 \leftarrow r_2 + h$   
 $r_1 \leftarrow r_1 / r_2$   
 $r_0 \leftarrow r_0 + r_1$ 
```

```
 $r_2 \leftarrow e$   
 $r_2 \leftarrow r_2 * f$   
 $r_3 \leftarrow g$   
 $r_3 \leftarrow r_3 + h$   
 $r_0 \leftarrow r_0 * r_1$   
 $r_2 \leftarrow r_2 / r_3$   
 $r_0 \leftarrow r_0 + r_2$ 
```





Key Idea #1: Contiguous Evaluation Minimizes $L(n)$ to 1

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation


Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Instructions

```
 $r \leftarrow r \text{ op } m$   
 $r_1 \leftarrow r_1 \text{ op } r_2$   
 $r \leftarrow m$   
 $m \leftarrow r$ 
```



Contiguous

$$L(n_1) = 1$$

```
 $r_0 \leftarrow a$   
 $r_0 \leftarrow r_0 / b$   
 $r_1 \leftarrow c$   
 $r_1 \leftarrow r_1 - d$   
 $r_0 \leftarrow r_0 * r_1$ 
```

```
 $r_1 \leftarrow e$   
 $r_1 \leftarrow r_1 * f$   
 $r_2 \leftarrow g$   
 $r_2 \leftarrow r_2 + h$   
 $r_1 \leftarrow r_1 / r_2$ 
```

```
 $r_0 \leftarrow r_0 + r_1$ 
```

```
 $r_0 \leftarrow a$   
 $r_0 \leftarrow r_0 / b$   
 $r_1 \leftarrow c$   
 $r_1 \leftarrow r_1 - d$ 
```

```
 $r_2 \leftarrow e$   
 $r_2 \leftarrow r_2 * f$   
 $r_3 \leftarrow g$   
 $r_3 \leftarrow r_3 + h$ 
```

```
 $r_0 \leftarrow r_0 * r_1$   
 $r_2 \leftarrow r_2 / r_3$   
 $r_0 \leftarrow r_0 + r_2$ 
```



Key Idea #1: Contiguous Evaluation Minimizes $L(n)$ to 1

Instructions

```
 $r \leftarrow r \text{ op } m$   
 $r_1 \leftarrow r_1 \text{ op } r_2$   
 $r \leftarrow m$   
 $m \leftarrow r$ 
```

Contiguous
 $L(n_1) = 1$

```
 $r_0 \leftarrow a$   
 $r_0 \leftarrow r_0 / b$   
 $r_1 \leftarrow c$   
 $r_1 \leftarrow r_1 - d$   
 $r_0 \leftarrow r_0 * r_1$ 
```

```
 $r_1 \leftarrow e$   
 $r_1 \leftarrow r_1 * f$   
 $r_2 \leftarrow g$   
 $r_2 \leftarrow r_2 + h$   
 $r_1 \leftarrow r_1 / r_2$ 
```

```
 $r_0 \leftarrow r_0 + r_1$ 
```

Non-contiguous
 $L(n_1) = 2$


```
 $r_0 \leftarrow a$   
 $r_0 \leftarrow r_0 / b$   
 $r_1 \leftarrow c$   
 $r_1 \leftarrow r_1 - d$ 
```

```
 $r_2 \leftarrow e$   
 $r_2 \leftarrow r_2 * f$   
 $r_3 \leftarrow g$   
 $r_3 \leftarrow r_3 + h$ 
```

```
 $r_0 \leftarrow r_0 * r_1$ 
```

```
 $r_2 \leftarrow r_2 / r_3$ 
```

```
 $r_0 \leftarrow r_0 + r_2$ 
```





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation


Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Key Idea #2: The Order Between Contiguous Evaluations of Subtrees Matters

Instructions

$$r \leftarrow r \text{ op } m$$
$$r_1 \leftarrow r_1 \text{ op } r_2$$
$$r \leftarrow m$$
$$m \leftarrow r$$




IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation


Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Key Idea #2: The Order Between Contiguous Evaluations of Subtrees Matters

Instructions

$$\begin{aligned} r &\leftarrow r \text{ op } m \\ r_1 &\leftarrow r_1 \text{ op } r_2 \\ r &\leftarrow m \\ m &\leftarrow r \end{aligned}$$

$$\begin{aligned} r_0 &\leftarrow a \\ r_0 &\leftarrow r_0 * b \\ r_1 &\leftarrow c \\ r_2 &\leftarrow d \\ r_2 &\leftarrow r_2 - e \\ r_1 &\leftarrow r_1 / r_2 \\ r_0 &\leftarrow r_0 + r_1 \end{aligned}$$
$$\begin{aligned} r_1 &\leftarrow c \\ r_0 &\leftarrow d \\ r_0 &\leftarrow r_0 - e \\ r_1 &\leftarrow r_1 / r_0 \\ r_0 &\leftarrow a \\ r_0 &\leftarrow r_0 * b \\ r_0 &\leftarrow r_0 + r_1 \end{aligned}$$
$$\begin{aligned} r_0 &\leftarrow d \\ r_0 &\leftarrow r_0 - e \\ r_1 &\leftarrow c \\ r_1 &\leftarrow r_1 / r_0 \\ r_0 &\leftarrow a \\ r_0 &\leftarrow r_0 * b \\ r_0 &\leftarrow r_0 + r_1 \end{aligned}$$



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls


Registers Usage in
scip

Instruction Selection

Key Idea #2: The Order Between Contiguous Evaluations of Subtrees Matters

Instructions

```
 $r \leftarrow r \text{ op } m$   
 $r_1 \leftarrow r_1 \text{ op } r_2$   
 $r \leftarrow m$   
 $m \leftarrow r$ 
```



Program 1
Regs r_0, r_1, r_2

```
 $r_0 \leftarrow a$   
 $r_0 \leftarrow r_0 * b$   
 $r_1 \leftarrow c$   
 $r_2 \leftarrow d$   
 $r_2 \leftarrow r_2 - e$   
 $r_1 \leftarrow r_1 / r_2$   
 $r_0 \leftarrow r_0 + r_1$ 
```

Program 2
Regs r_0, r_1

```
 $r_1 \leftarrow c$   
 $r_0 \leftarrow d$   
 $r_0 \leftarrow r_0 - e$   
 $r_1 \leftarrow r_1 / r_0$   
 $r_0 \leftarrow a$   
 $r_0 \leftarrow r_0 * b$   
 $r_0 \leftarrow r_0 + r_1$ 
```

Program 3
Regs r_0, r_1

```
 $r_0 \leftarrow d$   
 $r_0 \leftarrow r_0 - e$   
 $r_1 \leftarrow c$   
 $r_1 \leftarrow r_1 / r_0$   
 $r_0 \leftarrow a$   
 $r_0 \leftarrow r_0 * b$   
 $r_0 \leftarrow r_0 + r_1$ 
```



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls


Registers Usage in
scip

Instruction Selection

Key Idea #2: The Order Between Contiguous Evaluations of Subtrees Matters

Instructions

```
 $r \leftarrow r \text{ op } m$   
 $r_1 \leftarrow r_1 \text{ op } r_2$   
 $r \leftarrow m$   
 $m \leftarrow r$ 
```



Program 1
Regs r_0, r_1, r_2

```
 $r_0 \leftarrow a$   
 $r_0 \leftarrow r_0 * b$ 
```

```
 $r_1 \leftarrow c$   
 $r_2 \leftarrow d$   
 $r_2 \leftarrow r_2 - e$   
 $r_1 \leftarrow r_1 / r_2$   
 $r_0 \leftarrow r_0 + r_1$ 
```

Program 2
Regs r_0, r_1

```
 $r_1 \leftarrow c$   
 $r_0 \leftarrow d$   
 $r_0 \leftarrow r_0 - e$   
 $r_1 \leftarrow r_1 / r_0$ 
```

```
 $r_0 \leftarrow a$   
 $r_0 \leftarrow r_0 * b$ 
```

```
 $r_0 \leftarrow r_0 + r_1$ 
```

Program 3
Regs r_0, r_1

```
 $r_0 \leftarrow d$   
 $r_0 \leftarrow r_0 - e$   
 $r_1 \leftarrow c$   
 $r_1 \leftarrow r_1 / r_0$ 
```

```
 $r_0 \leftarrow a$   
 $r_0 \leftarrow r_0 * b$ 
```

```
 $r_0 \leftarrow r_0 + r_1$ 
```



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls


Registers Usage in
scip

Instruction Selection

Key Idea #2: The Order Between Contiguous Evaluations of Subtrees Matters

Instructions

```
 $r \leftarrow r \text{ op } m$   
 $r_1 \leftarrow r_1 \text{ op } r_2$   
 $r \leftarrow m$   
 $m \leftarrow r$ 
```



Program 1
Regs r_0, r_1, r_2

```
 $r_0 \leftarrow a$   
 $r_0 \leftarrow r_0 * b$ 
```

```
 $r_1 \leftarrow c$ 
```

```
 $r_2 \leftarrow d$   
 $r_2 \leftarrow r_2 - e$   
 $r_1 \leftarrow r_1 / r_2$ 
```

```
 $r_0 \leftarrow r_0 + r_1$ 
```

Program 2
Regs r_0, r_1

```
 $r_1 \leftarrow c$ 
```

```
 $r_0 \leftarrow d$   
 $r_0 \leftarrow r_0 - e$   
 $r_1 \leftarrow r_1 / r_0$ 
```

```
 $r_0 \leftarrow a$   
 $r_0 \leftarrow r_0 * b$ 
```

```
 $r_0 \leftarrow r_0 + r_1$ 
```

Program 3
Regs r_0, r_1

```
 $r_0 \leftarrow d$   
 $r_0 \leftarrow r_0 - e$   
 $r_1 \leftarrow c$   
 $r_1 \leftarrow r_1 / r_0$ 
```

```
 $r_0 \leftarrow a$   
 $r_0 \leftarrow r_0 * b$ 
```

```
 $r_0 \leftarrow r_0 + r_1$ 
```



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls


Registers Usage in
scip

Instruction Selection

Key Idea #2: The Order Between Contiguous Evaluations of Subtrees Matters

Instructions

```
 $r \leftarrow r \text{ op } m$   
 $r_1 \leftarrow r_1 \text{ op } r_2$   
 $r \leftarrow m$   
 $m \leftarrow r$ 
```



Program 1
Regs r_0, r_1, r_2

```
 $r_0 \leftarrow a$   
 $r_0 \leftarrow r_0 * b$ 
```

```
 $r_1 \leftarrow c$   
 $r_2 \leftarrow d$   
 $r_2 \leftarrow r_2 - e$   
 $r_1 \leftarrow r_1 / r_2$ 
```

```
 $r_0 \leftarrow r_0 + r_1$ 
```

Program 2
Regs r_0, r_1

```
 $r_1 \leftarrow c$   
 $r_0 \leftarrow d$   
 $r_0 \leftarrow r_0 - e$   
 $r_1 \leftarrow r_1 / r_0$ 
```

```
 $r_0 \leftarrow a$   
 $r_0 \leftarrow r_0 * b$ 
```

```
 $r_0 \leftarrow r_0 + r_1$ 
```

Program 3
Regs r_0, r_1

```
 $r_0 \leftarrow d$   
 $r_0 \leftarrow r_0 - e$   
 $r_1 \leftarrow c$   
 $r_1 \leftarrow r_1 / r_0$ 
```

```
 $r_0 \leftarrow a$   
 $r_0 \leftarrow r_0 * b$ 
```

```
 $r_0 \leftarrow r_0 + r_1$ 
```




IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls


Registers Usage in
scip

Instruction Selection

Key Idea #2: The Order Between Contiguous Evaluations of Subtrees Matters

Instructions

```
 $r \leftarrow r \text{ op } m$   
 $r_1 \leftarrow r_1 \text{ op } r_2$   
 $r \leftarrow m$   
 $m \leftarrow r$ 
```



Program 1
Regs r_0, r_1, r_2

```
 $r_0 \leftarrow a$   
 $r_0 \leftarrow r_0 * b$ 
```

```
 $r_1 \leftarrow c$   
 $r_2 \leftarrow d$   
 $r_2 \leftarrow r_2 - e$   
 $r_1 \leftarrow r_1 / r_2$ 
```

$r_0 \leftarrow r_0 + r_1$

Program 2
Regs r_0, r_1

```
 $r_1 \leftarrow c$   
 $r_0 \leftarrow d$   
 $r_0 \leftarrow r_0 - e$   
 $r_1 \leftarrow r_1 / r_0$ 
```

```
 $r_0 \leftarrow a$   
 $r_0 \leftarrow r_0 * b$ 
```

$r_0 \leftarrow r_0 + r_1$

Program 3
Regs r_0, r_1

```
 $r_0 \leftarrow d$   
 $r_0 \leftarrow r_0 - e$   
 $r_1 \leftarrow c$   
 $r_1 \leftarrow r_1 / r_0$ 
```

```
 $r_0 \leftarrow a$   
 $r_0 \leftarrow r_0 * b$ 
```

$r_0 \leftarrow r_0 + r_1$



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection


Key Idea #2: The Order Between Contiguous Evaluations of Subtrees Matters

Instructions

```

r ← r op m
r1 ← r1 op r2
r ← m
m ← r

```



Program 1
Regs r_0, r_1, r_2

```

r0 ← a
r0 ← r0 * b

```

```

r1 ← c
r2 ← d
r2 ← r2 - e
r1 ← r1 / r2

```

$r_0 \leftarrow r_0 + r_1$

Program 2
Regs r_0, r_1

```

r1 ← c
r0 ← d
r0 ← r0 - e
r1 ← r1 / r0

```

```

r0 ← a
r0 ← r0 * b

```

$r_0 \leftarrow r_0 + r_1$

Program 3
Regs r_0, r_1

```

r0 ← d
r0 ← r0 - e
r1 ← c
r1 ← r1 / r0

```

```

r0 ← a
r0 ← r0 * b

```

$r_0 \leftarrow r_0 + r_1$

The ordering between the pink and green subtrees does not matter (programs 2 and 3)

The ordering between the brown and lightblue subtrees affects the number of registers

We want to minimise the number of registers so that we do not need to store an intermediate result in memory



The Sethi-Ullman Algorithm

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

- Traverse the expression tree bottom up and label each node with the minimum number of registers needed to evaluate the subexpression rooted at the node
- Traverse the expression tree top down and generate code



The Sethi-Ullman Algorithm

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

- Traverse the expression tree bottom up and label each node with the minimum number of registers needed to evaluate the subexpression rooted at the node
Each node is processed exactly once
- Traverse the expression tree top down and generate code
Each node is processed exactly once



The Sethi-Ullman Algorithm

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

- Traverse the expression tree bottom up and label each node with the minimum number of registers needed to evaluate the subexpression rooted at the node
Each node is processed exactly once
- Traverse the expression tree top down and generate code
Each node is processed exactly once
- The algorithm is linear in the size of the expression tree



Labelling the Expression Tree

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation


Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Labelling the Expression Tree

Assume that the register requirements of the two subtrees are l_1 and l_2 and that $l_1 < l_2$





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls


Registers Usage in
scip

Instruction Selection

Labelling the Expression Tree

Assume that the register requirements of the two subtrees are l_1 and l_2 and that $l_1 < l_2$

- If we evaluate the brown subtree first, we need l_1 registers to evaluate it, 1 register to hold its result and l_2 registers to evaluate the blue subtree



$$l = \max(l_1, l_2 + 1) = l_2 + 1$$



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Labelling the Expression Tree


Assume that the register requirements of the two subtrees are l_1 and l_2 and that $l_1 < l_2$

- If we evaluate the brown subtree first, we need l_1 registers to evaluate it, 1 register to hold its result and l_2 registers to evaluate the blue subtree

$$l = \max(l_1, l_2 + 1) = l_2 + 1$$

- If we evaluate the blue subtree first, we need l_2 registers to evaluate it, 1 register to hold its result and l_1 registers to evaluate the brown subtree

$$l = \max(l_1 + 1, l_2) = l_2$$





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Labelling the Expression Tree


Assume that the register requirements of the two subtrees are l_1 and l_2 and that $l_1 < l_2$

- If we evaluate the brown subtree first, we need l_1 registers to evaluate it, 1 register to hold its result and l_2 registers to evaluate the blue subtree

$$l = \max(l_1, l_2 + 1) = l_2 + 1$$

- If we evaluate the blue subtree first, we need l_2 registers to evaluate it, 1 register to hold its result and l_1 registers to evaluate the brown subtree

$$l = \max(l_1 + 1, l_2) = l_2$$



Evaluate the subtree with larger requirements first



Labelling the Expression Tree

- For instruction with arity-2 and binary tree

$$label(n) = \begin{cases} 1 & n \text{ is a leaf and must be in a register} \\ 0 & n \text{ is a leaf and can be in memory} \\ \max(label(n_1), label(n_2)) & n \text{ has two child nodes } n_1 \text{ and } n_2 \\ & \text{and } label(n_1) \neq label(n_2) \\ label(n_1) + 1 & n \text{ has two child nodes } n_1 \text{ and } n_2 \\ & \text{and } label(n_1) = label(n_2) \end{cases}$$

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



Labelling the Expression Tree

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

- For instruction with arity-2 and binary tree

$$label(n) = \begin{cases} 1 & n \text{ is a leaf and must be in a register} \\ 0 & n \text{ is a leaf and can be in memory} \\ \max(label(n_1), label(n_2)) & n \text{ has two child nodes } n_1 \text{ and } n_2 \\ & \text{and } label(n_1) \neq label(n_2) \\ label(n_1) + 1 & n \text{ has two child nodes } n_1 \text{ and } n_2 \\ & \text{and } label(n_1) = label(n_2) \end{cases}$$

- Generalizing to instructions and trees of higher arity


Let node n have k children with the labels $l_1 \geq l_2 \geq \dots \geq l_k$

$$label(n) = \max(l_j + j - 1), 1 \leq j \leq k$$



Labelling the Expression Tree

Instructions

$$r \leftarrow r \text{ op } m$$
$$r_1 \leftarrow r_1 \text{ op } r_2$$
$$r \leftarrow m$$
$$m \leftarrow r$$


IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection




Labelling the Expression Tree

Instructions

```
 $r \leftarrow r \text{ op } m$   
 $r_1 \leftarrow r_1 \text{ op } r_2$   
 $r \leftarrow m$   
 $m \leftarrow r$ 
```

$$l_n = \begin{cases} 1 & n \text{ is a left leaf} \\ 0 & n \text{ is a right leaf} \\ \max(l_1, l_2) & n \text{ has two children with labels } l_1 \neq l_2 \\ l_1 + 1 & n \text{ has two children with labels } l_1 = l_2 \end{cases}$$



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation


Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Labelling the Expression Tree

Instructions

$$r \leftarrow r \text{ op } m$$
$$r_1 \leftarrow r_1 \text{ op } r_2$$
$$r \leftarrow m$$
$$m \leftarrow r$$


$$l_n = \begin{cases} 1 & n \text{ is a left leaf} \\ 0 & n \text{ is a right leaf} \\ \max(l_1, l_2) & n \text{ has two children with labels } l_1 \neq l_2 \\ l_1 + 1 & n \text{ has two children with labels } l_1 = l_2 \end{cases}$$



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation


Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Labelling the Expression Tree

Instructions

$$r \leftarrow r \text{ op } m$$
$$r_1 \leftarrow r_1 \text{ op } r_2$$
$$r \leftarrow m$$
$$m \leftarrow r$$


$$l_n = \begin{cases} 1 & n \text{ is a left leaf} \\ 0 & n \text{ is a right leaf} \\ \max(l_1, l_2) & n \text{ has two children with labels } l_1 \neq l_2 \\ l_1 + 1 & n \text{ has two children with labels } l_1 = l_2 \end{cases}$$



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip


Instruction Selection

Labelling the Expression Tree

Instructions

$$r \leftarrow r \text{ op } m$$
$$r_1 \leftarrow r_1 \text{ op } r_2$$
$$r \leftarrow m$$
$$m \leftarrow r$$

$$l_n = \begin{cases} 1 & n \text{ is a left leaf} \\ 0 & n \text{ is a right leaf} \\ \max(l_1, l_2) & n \text{ has two children with} \\ & \text{labels } l_1 \neq l_2 \\ l_1 + 1 & n \text{ has two children with} \\ & \text{labels } l_1 = l_2 \end{cases}$$





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation


Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Labelling the Expression Tree

Instructions

$$r \leftarrow r \text{ op } m$$
$$r_1 \leftarrow r_1 \text{ op } r_2$$
$$r \leftarrow m$$
$$m \leftarrow r$$


$$l_n = \begin{cases} 1 & n \text{ is a left leaf} \\ 0 & n \text{ is a right leaf} \\ \max(l_1, l_2) & n \text{ has two children with labels } l_1 \neq l_2 \\ l_1 + 1 & n \text{ has two children with labels } l_1 = l_2 \end{cases}$$



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip


Instruction Selection

Labelling the Expression Tree

Instructions

$$r \leftarrow r \text{ op } m$$
$$r_1 \leftarrow r_1 \text{ op } r_2$$
$$r \leftarrow m$$
$$m \leftarrow r$$

$$l_n = \begin{cases} 1 & n \text{ is a left leaf} \\ 0 & n \text{ is a right leaf} \\ \max(l_1, l_2) & n \text{ has two children with labels } l_1 \neq l_2 \\ l_1 + 1 & n \text{ has two children with labels } l_1 = l_2 \end{cases}$$





IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation


Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Labelling the Expression Tree

Instructions

$$r \leftarrow r \text{ op } m$$
$$r_1 \leftarrow r_1 \text{ op } r_2$$
$$r \leftarrow m$$
$$m \leftarrow r$$


$$l_n = \begin{cases} 1 & n \text{ is a left leaf} \\ 0 & n \text{ is a right leaf} \\ \max(l_1, l_2) & n \text{ has two children with labels } l_1 \neq l_2 \\ l_1 + 1 & n \text{ has two children with labels } l_1 = l_2 \end{cases}$$



Labelling the Expression Tree

Instructions

```

r ← r op m
r1 ← r1 op r2
r ← m
m ← r
    
```

Program 1

Regs r_0, r_1, r_2

```

r0 ← a
r0 ← r0 * b

r1 ← c
r2 ← d
r2 ← r2 - e
r1 ← r1 / r2
    
```

$r_0 \leftarrow r_0 + r_1$

Program 2

Regs r_0, r_1

```

r1 ← c
r0 ← d
r0 ← r0 - e
r1 ← r1 / r0
    
```

```

r0 ← a
r0 ← r0 * b
    
```

$r_0 \leftarrow r_0 + r_1$

Program 3

Regs r_0, r_1


```

r0 ← d
r0 ← r0 - e
r1 ← c
r1 ← r1 / r0
    
```

```

r0 ← a
r0 ← r0 * b
    
```

$r_0 \leftarrow r_0 + r_1$



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection


Labelling the Expression Tree

Instructions

```

r ← r op m
r1 ← r1 op r2
r ← m
m ← r

```



Program 1

Regs r_0, r_1, r_2

```

r0 ← a
r0 ← r0 * b
r1 ← c
r2 ← d
r2 ← r2 - e
r1 ← r1 / r2

```

$r_0 \leftarrow r_0 + r_1$

Program 2

Regs r_0, r_1

```

r1 ← c
r0 ← d
r0 ← r0 - e
r1 ← r1 / r0

```

```

r0 ← a
r0 ← r0 * b

```

$r_0 \leftarrow r_0 + r_1$

Program 3

Regs r_0, r_1

```

r0 ← d
r0 ← r0 - e
r1 ← c
r1 ← r1 / r0

```

```

r0 ← a
r0 ← r0 * b

```

$r_0 \leftarrow r_0 + r_1$

Program 1 computes the brown subtree first whereas programs 2 and 3 compute the blue subtree before the brown subtree; hence program 1 needs one register more than programs 2 and 3

The pink and the green subtrees have the same labels and the order does not matter; hence programs 2 and 3 have the same register requirements for the blue subtree



Generating Code for a Labelled Tree

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

- Recursive procedure $gencode(n)$ to generate code for node n
 - $rstack$ is a stack of registers; $gencode(n)$ generates the code such that the result of the subtree rooted at n is contained in $top(rstack)$
 - $tstack$ is a stack of temporaries used when the algorithm runs out of registers
 - $swap(rstack)$ swaps the two top registers in $rstack$
 - Procedure $emit$ emits a single statement of the generated code

Generating Code for a Labelled Tree with k Registers



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

- Procedure $gencode(n)$ needs to consider the following five cases
 1. n is a left leaf
 2. The right child of n is a leaf
 3. $label(\text{left child}) \geq label(\text{right child})$ and $label(\text{right child}) < k$
 4. $label(\text{left child}) < label(\text{right child})$ and $label(\text{left child}) < k$
 5. $label(\text{left child}) \geq k$ and $label(\text{right child}) \geq k$

Generating Code for a Labelled Tree with k Registers



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

- Procedure $gencode(n)$ needs to consider the following five cases
 1. n is a left leaf
 2. The right child of n is a leaf
 3. $label(\text{left child}) \geq label(\text{right child})$ and $label(\text{right child}) < k$
 4. $label(\text{left child}) < label(\text{right child})$ and $label(\text{left child}) < k$
 5. $label(\text{left child}) \geq k$ and $label(\text{right child}) \geq k$
- The above cases are exhaustive
 - Cases 1 and 2. Number k is irrelevant
 - Cases 2 and 3. At least one subtree has a label smaller than k
 - Case 5. The labels of both subtrees is greater than or equal to k

Generating Code for a Labelled Tree: Case 1



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Node n is a left leaf



Generating Code for a Labelled Tree: Case 1



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



Node n is a left leaf

Procedure $gencode(n)$ is

$emit(top(rstack) \leftarrow name)$

Generating Code for a Labelled Tree: Case 2



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

The right child of n is a leaf





Generating Code for a Labelled Tree: Case 2

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



The right child of n is a leaf


Procedure $gencode(n)$ is

```
 $gencode(n_1)$   
 $emit(top(rstack) \leftarrow top(rstack) \text{ op } name)$ 
```



Generating Code for a Labelled Tree: Case 3

$$\text{label}(n_1) \geq \text{label}(n_2) \text{ and } \text{label}(n_2) < k$$



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



Generating Code for a Labelled Tree: Case 3

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



$label(n_1) \geq label(n_2)$ and $label(n_2) < k$

Procedure $gencode(n)$ is

```
gencode( $n_1$ )  
 $R = pop(rstack)$   
gencode( $n_2$ )  
 $emit(R \leftarrow R \text{ op } top(rstack))$   
 $push(R, rstack)$ 
```

Contiguous evaluation guarantees that evaluation of n_2 is denied only a single register R

Generating Code for a Labelled Tree: Case 4



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scfp

Instruction Selection

$label(n_1) < label(n_2)$ and $label(n_1) < k$





Generating Code for a Labelled Tree: Case 4

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



$label(n_1) < label(n_2)$ and $label(n_1) < k$

Procedure $gencode(n)$ is

```
swap(rstack)
gencode(n2)
R = pop(rstack)
gencode(n1)
emit(top(rstack) ← top(rstack) op R)
push(R, rstack)
swap(rstack)
```

Contiguous evaluation guarantees that evaluation of n_1 is denied only a single register R

Generating Code for a Labelled Tree: Case 5



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

$$\text{label}(n_1) \geq k \text{ and } \text{label}(n_2) \geq k$$





Generating Code for a Labelled Tree: Case 5

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



$label(n_1) \geq k$ and $label(n_2) \geq k$

Procedure $gencode(n)$ is

```
gencode( $n_2$ )  
 $T = pop(tstack)$   
 $emit(T \leftarrow top(rstack))$   
gencode( $n_1$ )  
 $emit(top(rstack) \leftarrow top(rstack) \text{ op } T)$   
 $push(T, tstack)$ 
```



Code Generation with Two Registers r_0 and r_1

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection





Code Generation with Two Registers r_0 and r_1

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



We highlight the nodes in the expression tree

We show the control stack of invocations of procedure *gencode* and highlight the statements for cases 3 and 4

The red font shows the statements that are being executed whereas blue font shows the statements whose execution is over

C1	<i>emit</i> (<i>top</i> (<i>rstack</i>) \leftarrow <i>name</i>)
C2	<i>gencode</i> (n_1) <i>emit</i> (<i>top</i> (<i>rstack</i>) \leftarrow <i>top</i> (<i>rstack</i>) <i>op</i> <i>name</i>)
C3	<i>gencode</i> (n_1) <i>R</i> = <i>pop</i> (<i>rstack</i>) <i>gencode</i> (n_2) <i>emit</i> (<i>R</i> \leftarrow <i>R op top</i> (<i>rstack</i>)) <i>push</i> (<i>R</i> , <i>rstack</i>)
C4	<i>swap</i> (<i>rstack</i>) <i>gencode</i> (n_2) <i>R</i> = <i>pop</i> (<i>rstack</i>) <i>gencode</i> (n_1) <i>emit</i> (<i>top</i> (<i>rstack</i>) \leftarrow <i>top</i> (<i>rstack</i>) <i>op</i> <i>R</i>) <i>push</i> (<i>R</i> , <i>rstack</i>) <i>swap</i> (<i>rstack</i>)
C5	<i>gencode</i> (n_2) <i>T</i> = <i>pop</i> (<i>tstack</i>) <i>emit</i> (<i>T</i> \leftarrow <i>top</i> (<i>rstack</i>)) <i>gencode</i> (n_1) <i>emit</i> (<i>top</i> (<i>rstack</i>) \leftarrow <i>top</i> (<i>rstack</i>) <i>op</i> <i>T</i>) <i>push</i> (<i>T</i> , <i>tstack</i>)



Code Generation with Two Registers r_0 and r_1

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



$g(+): C4$

Control Stack

C1	$emit(top(rstack) \leftarrow name)$
C2	$gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) \text{ op } name)$
C3	$gencode(n_1)$ $R = pop(rstack)$ $gencode(n_2)$ $emit(R \leftarrow R \text{ op } top(rstack))$ $push(R, rstack)$
C4	$swap(rstack)$ $gencode(n_2)$ $R = pop(rstack)$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) \text{ op } R)$ $push(R, rstack)$ $swap(rstack)$
C5	$gencode(n_2)$ $T = pop(tstack)$ $emit(T \leftarrow top(rstack))$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) \text{ op } T)$ $push(T, tstack)$



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Code Generation with Two Registers r_0 and r_1



$g(+): C4$

Control Stack

C1	$emit(top(rstack) \leftarrow name)$
C2	$gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) \text{ op } name)$
C3	$gencode(n_1)$ $R = pop(rstack)$ $gencode(n_2)$ $emit(R \leftarrow R \text{ op } top(rstack))$ $push(R, rstack)$
C4	$swap(rstack)$ $gencode(n_2)$ $R = pop(rstack)$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) \text{ op } R)$ $push(R, rstack)$ $swap(rstack)$
C5	$gencode(n_2)$ $T = pop(tstack)$ $emit(T \leftarrow top(rstack))$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) \text{ op } T)$ $push(T, tstack)$



Code Generation with Two Registers r_0 and r_1

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
slcp

Instruction Selection



$g(/) : C3$
$g(+) : C4$

Control Stack

C1	$emit(top(rstack) \leftarrow name)$
C2	$gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op name)$
C3	$gencode(n_1)$ $R = pop(rstack)$ $gencode(n_2)$ $emit(R \leftarrow R op top(rstack))$ $push(R, rstack)$
C4	$swap(rstack)$ $gencode(n_2)$ $R = pop(rstack)$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op R)$ $push(R, rstack)$ $swap(rstack)$
C5	$gencode(n_2)$ $T = pop(tstack)$ $emit(T \leftarrow top(rstack))$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op T)$ $push(T, tstack)$



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Code Generation with Two Registers r_0 and r_1



$r_1 \leftarrow c$

$g(c) : C1$ $g(/) : C3$ $g(+) : C4$

Control Stack

C1	$emit(top(rstack) \leftarrow name)$
C2	$gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op name)$
C3	$gencode(n_1)$ $R = pop(rstack)$ $gencode(n_2)$ $emit(R \leftarrow R op top(rstack))$ $push(R, rstack)$
C4	$swap(rstack)$ $gencode(n_2)$ $R = pop(rstack)$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op R)$ $push(R, rstack)$ $swap(rstack)$
C5	$gencode(n_2)$ $T = pop(tstack)$ $emit(T \leftarrow top(rstack))$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op T)$ $push(T, tstack)$



Code Generation with Two Registers r_0 and r_1

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



$r_1 \leftarrow c$

$g(/): C3$
 $g(+): C4$

Control Stack

C1	$emit(top(rstack) \leftarrow name)$
C2	$gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op name)$
C3	$gencode(n_1)$ $R = pop(rstack)$ $gencode(n_2)$ $emit(R \leftarrow R op top(rstack))$ $push(R, rstack)$
C4	$swap(rstack)$ $gencode(n_2)$ $R = pop(rstack)$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op R)$ $push(R, rstack)$ $swap(rstack)$
C5	$gencode(n_2)$ $T = pop(tstack)$ $emit(T \leftarrow top(rstack))$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op T)$ $push(T, tstack)$



Code Generation with Two Registers r_0 and r_1

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
slcp

Instruction Selection



$r_1 \leftarrow c$

$g(-) : C2$ $g(/) : C3$ $g(+) : C4$

Control Stack

C1	$emit(top(rstack) \leftarrow name)$
C2	$gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op name)$
C3	$gencode(n_1)$ $R = pop(rstack)$ $gencode(n_2)$ $emit(R \leftarrow R op top(rstack))$ $push(R, rstack)$
C4	$gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op R)$ $push(R, rstack)$ $swap(rstack)$
C5	$gencode(n_2)$ $T = pop(tstack)$ $emit(T \leftarrow top(rstack))$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op T)$ $push(T, tstack)$



Code Generation with Two Registers r_0 and r_1

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



$r_1 \leftarrow c$
 $r_0 \leftarrow d$

$g(d) : C1$
 $g(-) : C2$
 $g(/) : C3$
 $g(+) : C4$

Control Stack

C1	$emit(top(rstack) \leftarrow name)$
C2	$gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op name)$
C3	$gencode(n_1)$ $R = pop(rstack)$ $gencode(n_2)$ $emit(R \leftarrow R op top(rstack))$ $push(R, rstack)$
C4	$swap(rstack)$ $gencode(n_2)$ $R = pop(rstack)$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op R)$ $push(R, rstack)$ $swap(rstack)$
C5	$gencode(n_2)$ $T = pop(tstack)$ $emit(T \leftarrow top(rstack))$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op T)$ $push(T, tstack)$



Code Generation with Two Registers r_0 and r_1

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



$r_1 \leftarrow c$
 $r_0 \leftarrow d$
 $r_0 \leftarrow r_0 - e$

$g(-) : C2$
 $g(/) : C3$
 $g(+) : C4$

Control Stack

C1	$emit(top(rstack) \leftarrow name)$
C2	$gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op name)$
C3	$gencode(n_1)$ $R = pop(rstack)$ $gencode(n_2)$ $emit(R \leftarrow R op top(rstack))$ $push(R, rstack)$
C4	$gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op R)$ $push(R, rstack)$ $swap(rstack)$
C5	$gencode(n_2)$ $T = pop(tstack)$ $emit(T \leftarrow top(rstack))$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op T)$ $push(T, tstack)$



Code Generation with Two Registers r_0 and r_1

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



$r_1 \leftarrow c$
 $r_0 \leftarrow d$
 $r_0 \leftarrow r_0 - e$
 $r_1 \leftarrow r_1 / r_0$

$g(/) : C3$
 $g(+) : C4$

Control Stack

C1	$emit(top(rstack) \leftarrow name)$
C2	$gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op name)$
C3	$gencode(n_1)$ $R = pop(rstack)$ $gencode(n_2)$ $emit(R \leftarrow R op top(rstack))$ $push(R, rstack)$
C4	$gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op R)$ $push(R, rstack)$ $swap(rstack)$
C5	$gencode(n_2)$ $T = pop(tstack)$ $emit(T \leftarrow top(rstack))$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op T)$ $push(T, tstack)$



Code Generation with Two Registers r_0 and r_1

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



$r_1 \leftarrow c$
 $r_0 \leftarrow d$
 $r_0 \leftarrow r_0 - e$
 $r_1 \leftarrow r_1 / r_0$

$g(/) : C3$
 $g(+) : C4$

Control Stack

C1	$emit(top(rstack) \leftarrow name)$
C2	$gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op name)$
C3	$gencode(n_1)$ $R = pop(rstack)$ $gencode(n_2)$ $emit(R \leftarrow R op top(rstack))$ $push(R, rstack)$
C4	$swap(rstack)$ $gencode(n_2)$ $R = pop(rstack)$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op R)$ $push(R, rstack)$ $swap(rstack)$
C5	$gencode(n_2)$ $T = pop(tstack)$ $emit(T \leftarrow top(rstack))$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op T)$ $push(T, tstack)$



Code Generation with Two Registers r_0 and r_1

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



$r_1 \leftarrow c$
 $r_0 \leftarrow d$
 $r_0 \leftarrow r_0 - e$
 $r_1 \leftarrow r_1 / r_0$

$g(*) : C2$
 $g(+) : C4$

Control Stack

C1	$emit(top(rstack) \leftarrow name)$
C2	$gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op name)$
C3	$gencode(n_1)$ $R = pop(rstack)$ $gencode(n_2)$ $emit(R \leftarrow R op top(rstack))$ $push(R, rstack)$
C4	$gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op R)$ $push(R, rstack)$ $swap(rstack)$
C5	$gencode(n_2)$ $T = pop(tstack)$ $emit(T \leftarrow top(rstack))$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op T)$ $push(T, tstack)$



Code Generation with Two Registers r_0 and r_1

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



$r_1 \leftarrow c$
 $r_0 \leftarrow d$
 $r_0 \leftarrow r_0 - e$
 $r_1 \leftarrow r_1 / r_0$
 $r_0 \leftarrow a$

$g(a) : C1$
 $g(*) : C2$
 $g(+): C4$

Control Stack

C1	$emit(top(rstack) \leftarrow name)$
C2	$gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op name)$
C3	$gencode(n_1)$ $R = pop(rstack)$ $gencode(n_2)$ $emit(R \leftarrow R op top(rstack))$ $push(R, rstack)$
C4	$swap(rstack)$ $gencode(n_2)$ $R = pop(rstack)$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op R)$ $push(R, rstack)$ $swap(rstack)$
C5	$gencode(n_2)$ $T = pop(tstack)$ $emit(T \leftarrow top(rstack))$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op T)$ $push(T, tstack)$



Code Generation with Two Registers r_0 and r_1

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



$r_1 \leftarrow c$
 $r_0 \leftarrow d$
 $r_0 \leftarrow r_0 - e$
 $r_1 \leftarrow r_1 / r_0$
 $r_0 \leftarrow a$
 $r_0 \leftarrow r_0 * b$

$g(*) : C2$
 $g(+) : C4$

Control Stack

C1	$emit(top(rstack) \leftarrow name)$
C2	$gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) \text{ op } name)$
C3	$gencode(n_1)$ $R = pop(rstack)$ $gencode(n_2)$ $emit(R \leftarrow R \text{ op } top(rstack))$ $push(R, rstack)$
C4	$swap(rstack)$ $gencode(n_2)$ $R = pop(rstack)$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) \text{ op } R)$ $push(R, rstack)$ $swap(rstack)$
C5	$gencode(n_2)$ $T = pop(tstack)$ $emit(T \leftarrow top(rstack))$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) \text{ op } T)$ $push(T, tstack)$



Code Generation with Two Registers r_0 and r_1

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



```

 $r_1 \leftarrow c$ 
 $r_0 \leftarrow d$ 
 $r_0 \leftarrow r_0 - e$ 
 $r_1 \leftarrow r_1 / r_0$ 
 $r_0 \leftarrow a$ 
 $r_0 \leftarrow r_0 * b$ 
 $r_0 \leftarrow r_0 + r_1$ 

```

$g(+): C4$

Control Stack

C1	$emit(top(rstack) \leftarrow name)$
C2	$gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op name)$
C3	$gencode(n_1)$ $R = pop(rstack)$ $gencode(n_2)$ $emit(R \leftarrow R op top(rstack))$ $push(R, rstack)$
C4	$swap(rstack)$ $gencode(n_2)$ $R = pop(rstack)$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op R)$ $push(R, rstack)$ $swap(rstack)$
C5	$gencode(n_2)$ $T = pop(tstack)$ $emit(T \leftarrow top(rstack))$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op T)$ $push(T, tstack)$



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Code Generation with Two Registers r_0 and r_1



$r_1 \leftarrow c$
 $r_0 \leftarrow d$
 $r_0 \leftarrow r_0 - e$
 $r_1 \leftarrow r_1 / r_0$
 $r_0 \leftarrow a$
 $r_0 \leftarrow r_0 * b$
 $r_0 \leftarrow r_0 + r_1$

$g(+): C4$

Control Stack

C1	$emit(top(rstack) \leftarrow name)$
C2	$gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) \text{ op } name)$
C3	$gencode(n_1)$ $R = pop(rstack)$ $gencode(n_2)$ $emit(R \leftarrow R \text{ op } top(rstack))$ $push(R, rstack)$
C4	$swap(rstack)$ $gencode(n_2)$ $R = pop(rstack)$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) \text{ op } R)$ $push(R, rstack)$ $swap(rstack)$
C5	$gencode(n_2)$ $T = pop(tstack)$ $emit(T \leftarrow top(rstack))$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) \text{ op } T)$ $push(T, tstack)$



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:


Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Code Generation with Two Registers r_0 and r_1



$r_1 \leftarrow c$
 $r_0 \leftarrow d$
 $r_0 \leftarrow r_0 - e$
 $r_1 \leftarrow r_1 / r_0$
 $r_0 \leftarrow a$
 $r_0 \leftarrow r_0 * b$
 $r_0 \leftarrow r_0 + r_1$

$g(+): C4$

Control Stack

C1	$emit(top(rstack) \leftarrow name)$
C2	$gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op name)$
C3	$gencode(n_1)$ $R = pop(rstack)$ $gencode(n_2)$ $emit(R \leftarrow R op top(rstack))$ $push(R, rstack)$
C4	$swap(rstack)$ $gencode(n_2)$ $R = pop(rstack)$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op R)$ $push(R, rstack)$ $swap(rstack)$
C5	$gencode(n_2)$ $T = pop(tstack)$ $emit(T \leftarrow top(rstack))$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) op T)$ $push(T, tstack)$



Code Generation with Two Registers r_0 and r_1

IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation


Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection



```

 $r_1 \leftarrow c$ 
 $r_0 \leftarrow d$ 
 $r_0 \leftarrow r_0 - e$ 
 $r_1 \leftarrow r_1 / r_0$ 
 $r_0 \leftarrow a$ 
 $r_0 \leftarrow r_0 * b$ 
 $r_0 \leftarrow r_0 + r_1$ 
  
```

C1	$emit(top(rstack) \leftarrow name)$
C2	$gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) \text{ op } name)$
C3	$gencode(n_1)$ $R = pop(rstack)$ $gencode(n_2)$ $emit(R \leftarrow R \text{ op } top(rstack))$ $push(R, rstack)$
C4	$swap(rstack)$ $gencode(n_2)$ $R = pop(rstack)$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) \text{ op } R)$ $push(R, rstack)$ $swap(rstack)$
C5	$gencode(n_2)$ $T = pop(tstack)$ $emit(T \leftarrow top(rstack))$ $gencode(n_1)$ $emit(top(rstack) \leftarrow top(rstack) \text{ op } T)$ $push(T, tstack)$



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation


Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Generate Code with Two Registers r_0 and r_1

Instructions

$$r \leftarrow r \text{ op } m$$
$$r_1 \leftarrow r_1 \text{ op } r_2$$
$$r \leftarrow m$$
$$m \leftarrow r$$




IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation


Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Generate Code with Two Registers r_0 and r_1

Instructions

$$r \leftarrow r \text{ op } m$$
$$r_1 \leftarrow r_1 \text{ op } r_2$$
$$r \leftarrow m$$
$$m \leftarrow r$$




IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation


Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Generate Code with Two Registers r_0 and r_1

Instructions

$$r \leftarrow r \text{ op } m$$
$$r_1 \leftarrow r_1 \text{ op } r_2$$
$$r \leftarrow m$$
$$m \leftarrow r$$




IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation


Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Generate Code with Two Registers r_0 and r_1

Instructions

$$\begin{aligned} r &\leftarrow r \text{ op } m \\ r_1 &\leftarrow r_1 \text{ op } r_2 \\ r &\leftarrow m \\ m &\leftarrow r \end{aligned}$$
$$\begin{aligned} r_0 &\leftarrow e \\ r_0 &\leftarrow r_0 * f \\ r_1 &\leftarrow g \\ r_1 &\leftarrow r_1 + h \\ r_0 &\leftarrow r_0 / r_1 \\ t_0 &\leftarrow r_0 \end{aligned}$$




IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation


Managing Registers
Across Calls

Registers Usage in
slcp

Instruction Selection

Generate Code with Two Registers r_0 and r_1

Instructions

$$\begin{aligned} r &\leftarrow r \text{ op } m \\ r_1 &\leftarrow r_1 \text{ op } r_2 \\ r &\leftarrow m \\ m &\leftarrow r \end{aligned}$$

$$\begin{aligned} r_0 &\leftarrow e \\ r_0 &\leftarrow r_0 * f \\ r_1 &\leftarrow g \\ r_1 &\leftarrow r_1 + h \\ r_0 &\leftarrow r_0 / r_1 \\ t_0 &\leftarrow r_0 \end{aligned}$$
$$\begin{aligned} r_0 &\leftarrow a \\ r_0 &\leftarrow r_0 / b \\ r_1 &\leftarrow c \\ r_1 &\leftarrow r_1 - d \\ r_0 &\leftarrow r_0 * r_1 \end{aligned}$$



Generate Code with Two Registers r_0 and r_1

Instructions

```

 $r \leftarrow r \text{ op } m$ 
 $r_1 \leftarrow r_1 \text{ op } r_2$ 
 $r \leftarrow m$ 
 $m \leftarrow r$ 

```

```


 $r_0 \leftarrow e$ 
 $r_0 \leftarrow r_0 * f$ 
 $r_1 \leftarrow g$ 
 $r_1 \leftarrow r_1 + h$ 
 $r_0 \leftarrow r_0 / r_1$ 
 $t_0 \leftarrow r_0$ 

```

```

 $r_0 \leftarrow a$ 
 $r_0 \leftarrow r_0 / b$ 
 $r_1 \leftarrow c$ 
 $r_1 \leftarrow r_1 - d$ 
 $r_0 \leftarrow r_0 * r_1$ 
 $r_0 \leftarrow r_0 + t_0$ 


```





Arguing Optimality: Dense Nodes and Major Nodes

Number of registers $k = 2$



We define node n to be a


- *dense* node if $\text{label}(n) \geq k$
- *major* node if both its children are dense

A major node falls in case 5 of the algorithm



Arguing Optimality: Dense Nodes and Major Nodes

Number of registers $k = 2$



We define node n to be a


- *dense* node if $\text{label}(n) \geq k$
 - *major* node if both its children are dense
- A major node falls in case 5 of the algorithm

Dense Nodes = $\{n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7\}$
Major Nodes = $\{n_1, n_2, n_5\}$



Arguing Optimality: Dense Nodes and Major Nodes

Number of registers $k = 2$



- Every major node is dense but not vice-versa
- The parent of every dense node is dense but the parent of every major node need not be major (e.g., n_1 is major but n_0 is not)

Dense Nodes = $\{n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7\}$
Major Nodes = $\{n_1, n_2, n_5\}$



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation


Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Arguing Optimality: Dense Nodes and Major Nodes

Number of registers $k = 2$



- Every major node is dense but not vice-versa
- The parent of every dense node is dense but the parent of every major node need not be major (e.g., n_1 is major but n_0 is not)


Dense Nodes = $\{n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7\}$

Major Nodes = $\{n_1, n_2, n_5\}$



Arguing Optimality: Dense Nodes and Major Nodes

Number of registers $k = 2$



If we store n_4 in memory,

Dense Nodes = $\{n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7\}$
Major Nodes = $\{n_1, n_2, n_5\}$



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation


Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Arguing Optimality: Dense Nodes and Major Nodes

Number of registers $k = 2$



If we store n_4 in memory,

- The $L(n_4)$ reduces to 0
- Hence, the label of n_2 reduces to 2. It remains dense but ceases to be major
- Node n_1 remains a major node

Dense Nodes = $\{n_0, n_1, n_2, n_3, n_5, n_6, n_7\}$
Major Nodes = $\{n_1, n_5\}$



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Optimality of the Sethi-Ullman Algorithm

- The algorithm generates
 - exactly one instruction per operator node (i.e., every internal node)
 - exactly one load per left leaf
 - no load for any right leaf



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
sclp

Instruction Selection

Optimality of the Sethi-Ullman Algorithm

- The algorithm generates
 - exactly one instruction per operator node (i.e., every internal node)
 - exactly one load per left leaf
 - no load for any right leaf
- Thus, the optimality of the algorithm depends on not introducing extra stores



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Optimality of the Sethi-Ullman Algorithm

- The algorithm generates
 - exactly one instruction per operator node (i.e., every internal node)
 - exactly one load per left leaf
 - no load for any right leaf
- Thus, the optimality of the algorithm depends on not introducing extra stores
Consider an expression tree with m major nodes



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Optimality of the Sethi-Ullman Algorithm

- The algorithm generates
 - exactly one instruction per operator node (i.e., every internal node)
 - exactly one load per left leaf
 - no load for any right leaf
- Thus, the optimality of the algorithm depends on not introducing extra stores

Consider an expression tree with m major nodes

 - A store can reduce the number of major nodes by at most one



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Optimality of the Sethi-Ullman Algorithm

- The algorithm generates
 - exactly one instruction per operator node (i.e., every internal node)
 - exactly one load per left leaf
 - no load for any right leaf
- Thus, the optimality of the algorithm depends on not introducing extra stores

Consider an expression tree with m major nodes

 - A store can reduce the number of major nodes by at most one
The node that becomes non-major, still remains a dense node so its parent remains a major node



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Optimality of the Sethi-Ullman Algorithm

- The algorithm generates
 - exactly one instruction per operator node (i.e., every internal node)
 - exactly one load per left leaf
 - no load for any right leaf
- Thus, the optimality of the algorithm depends on not introducing extra stores

Consider an expression tree with m major nodes

 - A store can reduce the number of major nodes by at most one
The node that becomes non-major, still remains a dense node so its parent remains a major node
 - Hence the tree would need at least m stores regardless of the algorithm used for generating code



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Optimality of the Sethi-Ullman Algorithm

- The algorithm generates
 - exactly one instruction per operator node (i.e., every internal node)
 - exactly one load per left leaf
 - no load for any right leaf
- Thus, the optimality of the algorithm depends on not introducing extra stores

Consider an expression tree with m major nodes

 - A store can reduce the number of major nodes by at most one
The node that becomes non-major, still remains a dense node so its parent remains a major node
 - Hence the tree would need at least m stores regardless of the algorithm used for generating code
 - The algorithm generates a single store for every major node (case 5), thus it generates exactly m stores



IIT Bombay
cs302: Implementation
of Programming
Languages

Topic:

Code Generation

Section:

Global Register
Allocation

Managing Registers
Across Calls

Registers Usage in
scip

Instruction Selection

Optimality of the Sethi-Ullman Algorithm

- The algorithm generates
 - exactly one instruction per operator node (i.e., every internal node)
 - exactly one load per left leaf
 - no load for any right leaf
- Thus, the optimality of the algorithm depends on not introducing extra stores

Consider an expression tree with m major nodes

 - A store can reduce the number of major nodes by at most one
The node that becomes non-major, still remains a dense node so its parent remains a major node
 - Hence the tree would need at least m stores regardless of the algorithm used for generating code
 - The algorithm generates a single store for every major node (case 5), thus it generates exactly m stores
 - Since this is the smallest number of stores possible, the Sethi-Ullman algorithm is optimal