

CS614: Advanced Compilers

Instruction Scheduling (Cont.)


Manas Thakur
CSE, IIT Bombay




Spring 2025

Phase ordering between RA and ISc

➤ ISc then RA:



➤ RA then ISc:



➤ Choose between register minimization and parallelization!

Sea of Nodes IR


- Many compilers (e.g. C2 and Graal) use a “sea of nodes” IR.
- Essentially a **Program-Dependence Graph**.
- Includes both:
 - Data-flow edges (**data-dependence graphs**, from the last class)
 - Control-flow edges (**control-flow graphs**, from the pre-midsem days)
- Value numbering performed to reduce redundant computations
- Instruction scheduling can be done directly
- Reordering based on dependences becomes trivial



Examples of Graal IR (1)

```
private static int exampleArithOperator(int x, int y) {  
    return x + y;  
}
```

Red edges denote control flow;
green edges denote data flow




Examples of Graal IR (2)

```
private static int exampleLocalVariables(int x, int y) {  
    int a = x + y;  
    return a * 2 + a;  
}
```


x and y are inputs to computation nodes;
not program variables.

```
class AddNode extends Node {  
    @Input Node x;  
    @Input Node y;  
}
```







Examples of Graal IR (3)



We are free to perform the addition before evaluating the condition!



Example of C2 IR



Example of C2 IR (Cont.)



Called “Ideal IR” :-)

Nodes have no real *place*;
they float about.



Assignment 3



Deadline: March 22.

- Linear scan register allocation.
 - Requires liveness analysis \leq We have already provided!
- Same grammar as A2.
- Max numbers of registers given.
- Access APIs to get liveness information.
- Form live intervals based on earliest and latest liveness points.
- Assign registers to variables and print code using register names (declared at the top).
- Spill variables that do not get registers (APIs provided).