

INSTRUCTION SCHEDULING

Pipelined architecture makes compiler's job interesting.

	i	i+1	i+2	i+3	i+4
1	IF				
2	ID	IF			
3	OF	ID	IF		
4	EX	OF	ID	IF	
5	WB	EX	OF	ID	IF
6		WB	EX	OF	ID
7			WB	EX	OF
8				WB	EX
9					WB

9 cycles instead of 25 (5×5).

Stalls possible due to control & data hazards.

↳ Some can be reduced due to features such as operand-forwarding from write buffers.

① Data dependency

H/w: prefetch

Compiler: reorder

② Control dependency

H/w: predict with a few bits

Compiler: speculate


Basic - Block Scheduling

LD: 2 cycles ; rest 1 cycle
 ↳ next ST can start after 1 cycle

- Say we have separation of ALU and MEM execution.

OP dst, src

① Draw a (labeled) data-dependence graph.



② Choose a prioritized topological order.

i₃ → i₄ → i₅ → i₆ → i₇ : 6 cycles

i₁ → i₅ → i₆ → i₇ : 5 cycles

i₁ → i₂ → i₇ : 4 cycles

i₃ → i₁ → i₂ → i₆ → i₇ : MEM

i₄ → i₅ : ALU


Heuristic: Length of critical path

	ALU	MEM
1:		LD R ₃ , 8(R ₁)
2:		LD R ₂ , 0(R ₁)
3:	ADD R ₃ , R ₃ , R ₄	
4:	ADD R ₃ , R ₃ , R ₂	
5:		ST 4(R ₁), R ₂
6:		ST 12(R ₁), R ₃
7:		ST 0(R ₇), R ₇

7 cycles


06.03.25

Global Scheduling



RA

a : R₁
b : R₂
c : R₃
d : R₄
e : R₅




10 cycles

// Local
instruction
Schedule

Observations:-

- ① No data dependence among B_1 , B_2 & B_3 .
- ② B_2 is control dependent on B_1 .
- ③ B_3 can be scheduled in parallel with B_1 .
- ④ B_1 should be prioritized before B_3 .
- ⑤ LD in B_2 can be moved to B_1 , ST cannot.
instruction reordering across BBs

Let's say our hardware allows issuing two instructions simultaneously:



Considerations:-

- ① Data dependencies
- ② Control dependencies
- ③ Pipelined h/w
- ④ Parallelism in h/w
- ⑤ Heterogeneity, distributed

Options:-

out of order execution, instruction reordering
speculative execution, code motion / duplication
parallelize / vectorize
communication optimization