LONG ANSWER QUESTIONS:

1. Draw and explain the components of a Digital Computer.

A computer is a machine that can perform computation. A computation involves the following three components:

- Input: The user gives a set of input data.
- Processing: The input data is processed by a well-defined and finite sequence of steps.
- Output: Some data available from the processing step are output to the user.

A *digital computer* accepts, processes and outputs data in digitized forms (as opposed to analog forms).

The basic components of a digital computer

In order that a digital computer can solve problems, it should be equipped with the following components:

Input devices

These are the devices using which the user provides input instances. In a programmable computer, input devices are also used to input programs. Examples: keyboard, mouse.

Output devices

These devices notify the user about the outputs of a computation. Example: screen, printer.

Processing unit

The central processing unit (CPU) is the brain of the computing device and performs the basic processing steps. A CPU typically consists of:

- → An arithmetic and logical unit (ALU): This provides the basic operational units of the CPU. It is made up of units (like adders, multipliers) that perform arithmetic operations on integers and real numbers, and of units that perform logical operations (logical and bitwise AND. OR etc.).
- → A control unit: This unit is responsible for controlling flow of data and instructions.
- → **General purpose registers:** A CPU usually consists of a finite number of memory cells that work as scratch locations for storing intermediate results and values.

External memory


The amount of memory (registers) resident in the CPU is typically very small and is inadequate to accommodate programs and data even of small sizes.

Out-of-the-processor memory provides the desired storage space. External memory is classified into two categories:

- → Main (or primary) memory: This is a high-speed memory that stays close to the CPU. Programs are first loaded in the main memory and then executed. Usually main memory is volatile, i.e., its contents are lost after power-down.
- → Secondary memory: This is relatively inexpensive, bigger and low-speed memory. It is normally meant for off-line storage, i.e., storage of programs and data for future processing. One requires secondary storage to be permanent, i.e., its contents should last even after shut-down. Examples of secondary storage include floppy disks, hard disks and CDROM disks.

Buses

A bus is a set of wires that connect the above components. Buses are responsible for movement of data from input devices, to output devices and from/to CPU and memory.



2. Discuss about the principle of Von Neumann Architecture.

ANS) Historically there have been 2 types of Computers:

- Fixed Program Computers Their function is very specific and they couldn't be programmed, e.g. Calculators.
- Stored Program Computers These can be programmed to carry out many different tasks, applications are stored on them, hence the name.

The modern computers are based on a stored-program concept introduced by John Von Neumann. In this stored-program concept, programs and data are stored in a separate storage unit called memories and are treated the same. This novel idea meant that a computer built with this architecture would be much easier to reprogram.


von Neumann architecture

The **von Neumann architecture** describes a general framework, or structure, that a computer's hardware, programming, and data should follow. Although other structures for computing have been devised and implemented, the vast majority of computers in use today operate according to the von Neumann architecture.

von Neumann envisioned the structure of a computer system as being composed of the following components:

- ALU: The Arithmetic-Logic unit that performs the computer's computational and logical functions. e.g. Addition, Subtraction, Comparisons. It performs Logical Operations, Bit Shifting Operations, and Arithmetic Operation.
- RAM: Memory; more specifically, the computer's main, or fast, memory, also known as Random Access Memory(RAM).
- Control Unit: This is a component that directs other components of the computer
 to perform certain actions, such as directing the fetching of data or instructions
 from memory to be processed by the ALU; and
- Input/Output Devices Program or data is read into main memory from the input device or secondary storage under the control of CPU input instruction.


Output devices are used to output the information from a computer. If some results are evaluated by computer and it is stored in the computer, then with the help of output devices, we can present it to the user.




An example of computer architecture base on the von Neumann architecture is the desktop **personal computer**.



NAND REALIZATION(DERIVING OTHER GATES USING NAND):



NOR REALIZATION(DERIVING OTHER GATES USING NOR):



3. List the Boolean Identities. (Or) State the laws of Boolean algebra.


1.	Law of Identity	$\frac{A}{A} = \frac{A}{A}$
2.	Commutative Law	$A \cdot B = B \cdot A$ $A + B = B + A$
3.	Associative Law	$A \cdot (B \cdot C) = A \cdot B \cdot C$ A + (B + C) = A + B + C
4.	Idempotent Law	$A \cdot A = A$ A + A = A
5.	Double Negative Law	
6.	Complementary Law	$A \cdot \overline{A} = 0$ $A + \overline{A} = 1$
7.	Law of Intersection	$ \begin{aligned} \mathbf{A} \cdot 1 &= \mathbf{A} \\ \mathbf{A} \cdot 0 &= 0 \end{aligned} $
8.	Law of Union	A+1 = 1 $A+0 = A$
9.	DeMorgan's Theorem	$\frac{\overline{AB} = \overline{A} + \overline{B}}{\overline{A} + \overline{B} = \overline{A} \overline{B}}$
10.	Distributive Law	$A \cdot (B + C) = (A \cdot B) + (A \cdot C)$ $A + (BC) = (A + B) \cdot (A + C)$
11.	Law of Absorption	$A \cdot (A + B) = A$ $A + (AB) = A$
12.	Law of Common Identities	$A \cdot (\overline{A} + B) = AB$ $A + (\overline{A}B) = A + B$


(13. X+X'Y=X+Y)


- 4. Simplify the following Boolean Expression using Boolean Identities and draw the logic diagram for the simplified expression.
- a. A+BC'+ABD'+ABCD
- b. A'BC+AC
- c. A'B+ABC'+ABC
- d. (BC'+A'D) (AB'+CD')

- 5. Write the rules for simplifying the given Boolean expression into Sum-of-Products (SoP) form using K-Maps.
- 6. Write the rules for simplifying the given Boolean expression into Product-of-Sums (PoS) form using K-Maps.


K-MAPS:









SUM OF PRODUCTS:



PRODUCT OF SUMS:



(OR)



Simplify
$$F(ABCO) = TTM(0,1,3,4,7,8,9,11,12,14,15)$$


$$\overline{AB} = BC + AO + CO + BC$$

$$F = BC + AO + CO + BC$$

$$= (B+C) \cdot (\overline{A}+\overline{B}) \cdot (\overline{C}+\overline{B}) \cdot (B+C)$$

DON'T CARE CONDITION:


Don't care is represented as x. It can be grouped with either 0 (POS) or 1 (SOP). It is not necessary to use it, only use it if the group becomes bigger.



7. Simplify the following function into Sum-of-Products form and draw the corresponding Logic Diagram.

a. f (A, B, C, D)= \sum (0,2,8,9,10,11,12,14,15)

b. f (w, x, y, z)= \sum (2,3,4,5,6,7,11,14,15)




(b) \$(w, x, y, x) = \(\(\(\) (2, 3, 4, 5, 6, 7, 4, 14, 15 \)

X YZ	72	2~		1	1	92
wx (1	Y		1	3	1
wk	12		13	1	15),
-Fw	4.		9	1		

8. Simplify the following function into Product-of-Sums form and draw the corresponding Logic Diagram.

a. f (A, B, C, D)= \sum (0, 2, 4, 5, 6, 7, 8, 10, 13, 15)


b. f (w, x, y, z)= \sum (0, 1, 2, 4, 5, 7, 11, 15)




(w+n+g+2)

9. Simplify the following function into Sum-of-Products form and Product-of-Sums form using Don't-Care Conditions.

f (w, x, y, z)= \sum (0, 1, 2, 3, 7, 8, 10) d (w, x, y, z)= \sum (5, 6, 11, 15)





10. Write the procedure for designing a combinational circuit.


combinational circuits. The inter connection of conous logic gates to achieve arting

functionality.

features of combinational Circuits. combinational arounts take in no. of inputs & 'n' no. of outputs 2) The output doesn't depend apon

the previous state of the circuit

1) They don't have memory o the circuits can have one or multiple outputs.



Analysis of a combination circuit simplified poolean expression from the given logic diagram.

Design.


perign to the process of expressing the green took in the form of a cogic diagram.

Design Process for a combinational CKB


- 1) Analyse the problem statement
- 2) Take the required no. of variables
- 3) Draw the fruth table by taking these carriables as input. & represent the outputs depending on the task or functionality.
- 4) Simplify the touth table using either k-maps or bodean laws


11. Design the combinational circuit for


a. Half-Adder - The Half-Adder is a combinational circuit of adding two numbers as two inputs and produce out two outputs. The adder is used to perform OR operation of two single bit binary numbers. The x and y bits are two input states, and 'carry' cout and 'sum' s are two output states of the half adder.




b. Full-Adder - The half adder is used to add only two numbers. To overcome this problem, the full adder was developed. The full adder is used to add three 1-bit binary numbers x, y, and carry Cin. The full adder has three input states and two output states i.e., sum s and carry cout.







12. Explain the operation of the following flip-flops.



Flip Flops

- -) A flip flop is a browny cell capable of storing one (1) bit of info.
- -) It has 2 o/ps, one for normal cake & other for complement
- -) A clock rignal directs the change of State of flip-flop.
 - SR für flop - D für-flop - JK für-flop
 - T fup. flop.


a. SR-Flip-flop


SR flip-flop

F + It is the simplest type of flip flop.

* it stands for set Reset flip flop.

* it is a clocked flip flop.





		21P		OP.	ů.
. 5	R	(State)	W 1.1	Sn+1	iti)
0 0 0	0	0 1 0 .	, i	O.	ate
Chale	1	1	أر الله الما	ndeter mi no	te.

-) if S = 0 by A = 0,

 the next state of SK flip-flop is

 some as present state.
- -) If s=0 & R=1, the rext state will be 0.
-) it sol & ROO, next state will be 1
 - state will be induterminate.


Reduced touth table / characteristic table


		rie ,	1 OP		pemaks
5	K	an?	824	. 3	States & conditions
0	0	×	an	1	Hold state condition S=R+O
0	l	×	0		Rust state condition s=0, R=1
1	0	X	k [1	set state condition sel,
١	[j	X (1-1)	indetermin	rate	Endsterminate state conditions 5=R=1

b. JK- Flip-flop

- JK flip-flog

 -) Refine & improved wersion of SR flip flop.
 - -) introduced to some the problem of Indeterminate state in SR flip flop both S=R=1 when







5	Kilai	181	814
	3 - 4	0	0.
0	0	adi	1
0	0		0
0	1	0	O
0	,	1	9.
1	0	0	Ī
į	0	1	1
\ \	1	0	+ 1
,	1		0

- -) when J=k=0, the next state is same as present state of the flip-flip.
- -) when J=0 & K=1, the next state 18 0.
- -) when 5=1 1x k=0, gn+1 =1
- -) When J=K=1, BnH = Bn

	E.	P	0/1	P. Remark
5	K	3n	· Brel	States & landing.
0	0	X	On.	Hold State condition. J=K=0
0	11	×	0	Mest State condition J=0, K=1
1	0	X	1	Set state conditions J-1, K=0.
-[1	X	8'n	321)
		γ	9	
		ù.	1	.E
		1	1 0	-


c. D- Flip-flop





Truth	Table:-		Chan. Table:-
CIK	D	Qnti	Qn D QnH
0	*	Q _O	0 0
1	0	0	
1	1	1	1 1 1 1
			Qny = D

d. T- Flip-flop



T-FUP	-flop	
is gold/ingger — T	S output	0/0


318	off		
	Present State	Next State	
La Caracter S	8n	9n+1	
0	0	0.	
0	1	1	
Ť	0	- 1 -	
,	, ,	0	
1	L'arpra	μ^{\dagger} :	

- 13. Draw and explain the excitation tables of the following flip-flops.
- e. SR-Flip-flop
- f. JK- Flip-flop
- g. T- Flip-flop
- h. D- Flip-flop

eta de la constanta de la cons	SR Flip	-flop		D Flip-flop		
Q(t)	Q(t+1)	S	R	Q(t)	Q(t+1)	D
0	0	0	X	0	0	0
0	1	1	0	0	1	1
1	0	0	1	1	0	0
1	1	X	0	1	1	1

	JK flip	-flop		T flip-flop		
Q(t)	Q(t+1)	J	K	Q(t)	Q(t+1)	Т
0	0	0	X	0	0	0
0	1	1	X	0	1	1
1	0	X	1	1	0	1
1	1	x	0	1	1	0

ENCODER:



Depending on which i/P is active

high the output represents the

aquivalent binary value.

	0.54	(1)0 - 1 - 0		- (1)	BONDAD	ond mos
		IlPs			ϵ	/Ps
,	43	42	7,	70	Aı	Ao.
+,	D. 15	6.000	, O, ,	1	O	0
	0	0 54	1/3	Buy	: (en)	Superior)
		1/3 ·	0	0	1	0
	· Ar	300	2		2013	Grift a not
		,	1 + tile in	1300	:41	
				. 10.3	-	

$$A_1 = \frac{1}{2} + \frac{1}{2}$$

$$A_0 = \frac{1}{2} + \frac{1}{2}$$

$$A_1 = \frac{1}{2} + \frac{1}{2}$$


$$A_1 = \frac{1}{2} + \frac{1}{2}$$

$$A_2 = \frac{1}{2} + \frac{1}{2}$$

$$A_3 = \frac{1}{2} + \frac{1}{2}$$

$$A_4 = \frac{1}{2} + \frac{1}{2}$$

$$A_5 = \frac{1}{2} + \frac{1}{2}$$



Octal to binary encoder.

1+1-	octal	le ga s	
76 ->	Binary	\rightarrow A_1	
Y ₃ -> 7	Encoder.	→ Ao	
y, =3		l dans	i

Y+1	46	45	Y4	Y3	Y2	1	1 7.	o A)2 A1	A
	0	0	0	0	0	0	1	0	0	0
0	01	0	0	0	0	1	0	0	0	1
0	0	0	0	0	l	0	0	0	-1	0
0	0	0	0	1	0	0	0	0	1	1
0	0'	0	K	0	0	0	0	1	0	3
0	0	ı	0	0	0	0	0	1	0	1
0	4	0	8	0	0	0	0	1	1	0
	0	0	0	0	0	0	Ð	1-		1
					i				1	
					/					1


DRAWBACKS OF ENCODER:

Draw backs of encoder. none of the inputs are high, When all outputs one zeros, there is an ambiguity with encoder Whether the Oth i/P is active high or all the i/p one zeroes -) If more more than i/P is active high. the enwoder doesn't represent the paper output. To overcome this drawback there is another. type of encoder known as priority ernoder which allows. assigning priorities to the iffs .. If both 46 & 14 are active high the of is going to be 110 when 46 is given higher priority.

> Sequential CKt -) Uses logic gates Sequential CKt -) flip floops

DECODER:

It is a combinational Okt. that performs the reverse spiration of It has in input lines & mar. of 12n' output lines. , one of these outputs will be active high based on the combination. of inputs present, when the decoder is enabled 2 24 Decoder outputs. I/P S Enable AO 6 0



A2 = E	AI	Ao	0/P
0	0	O	Yo .
0	0	1	9,
0	1	0	42
0	4	1	73
	0	0	74
	0	1	45
,			46
Å 1	1	0	
1	y	1 1 5	47
1		5.	

MULTIPLEXER:

