Design, Implementation and Simulation of an 8-point FFT Circuit in 45nm CMOS



Outline

Project Specifications

Design Specifications

FFT Algorithm

Verification in MATLAB

Design in Verilog

Design Verification with Test Bench


Performance Metrics

Analysis


References

Project Specifications

Each input element x_m (for m = 0, 1, ..., 7) is a complex number with real and imaginary parts each represented as a signed 16-bit fixed point quantity with 1 sign bit, 7 bits for decimal part and 8 bits for fractional part, as shown below:



Block Diagram




Design Specifications

Signal	Туре	Description
CLK	Input	Clock Signal
RST_N	Input	Active-Low Reset Signal
WRITE	Input	Input Write Signal
START	Input	FFT Computation Start Signal
READY	Output	FFT Computation Done Signal


Timing Diagram

Timing Diagram:



Radix-2 DIT-FFT

01



$$X[n] \stackrel{N-P \circ int}{\text{DFT}} \times X(K)$$

$$X(K) = \sum_{n=0}^{N-1} x[n] e^{\frac{j2\pi T K n}{N}}; K=0,1,2,...,(N-1)$$

$$= \sum_{n=0}^{N-1} x[n] W_N^{Kn}; W_N = e^{\frac{j2\pi T}{N}} (Twiddle Factor)$$

$$X(K) = x[0] W_N^{Kn} + x[1] W_N^{Kn} + x[2] W_N^{2K} + + x[N-1] W_N^{(N-1)K}$$


$$y^{t} = x^{t} = x$$

If we compute the N-Point DFT using the DFT equation it increases the complexity, as there are complex multiplications and complex additions to be performed. So, there are various techniques to efficiently calculate the N-point DFT. One such technique is Radix-2 Decimation in Time (DIT) Fast Fourier Transform Algorithm.


```
We have; X(K) = \( \sum_{N-1} \text{W(n] WN } \); K=0,1,2,...,(N-1)
      Splitting x[n] into two parts;
                                                                                    X(K) = F_1(K) + W_N^K F_2(K) ; K = 0, 1, 2, ..., (N-1) ... (ii)
  fi[n] Containing even numbered samples of x[n].
  fz[n] Containing odd numbered samples of x[n].
                                                                                 N-Point N-point N-point
        f_1(n) = x[2n]  n = 0, 1, 2, ..., (\frac{N}{2} - 1)


f_2(n) = x[2n+1]
                                                                                    From periodicity property;
        We can Write;
                                                                                                 X(K+N) = X(K)
              X (K) = In (n) WN + In (n) WN
                                                                                                 F, (K+ N/2) = F, (K)
                                                                                                 F_{2}(K+N/2)=F_{2}(K)
                      = \sum_{n=0}^{\infty} \lambda (2m) \omega_{N}^{2} + \sum_{n=0}^{\infty} \lambda (2m+1) \omega_{N}^{2}
                                                                                    Replacing K by K+N/2 in equ(ii);
                     =\sum_{k=0}^{N-1} f_{1}[m] W_{N}^{2mk} + \sum_{k=0}^{N-1} f_{2}[m] W_{N}^{2km} W_{N}^{k} \dots (i)
                                                                                            X (K+N/2) = F, (K+N/2) + WN F, (K+N/2)
                     = \frac{N-1}{2} f_1(m) W_{N/2} + W_N \frac{1}{2} f_2(m) W_{N/2} \frac{1}{2}
                                                                                                           = F, (K) - WN F, (K)
                         N point DFT of
                         Noint sequence 12[m]

Noint sequence f2[m]
                                                                                     Hence;
                                                                                              X(k) = F_1(k) + W_N^k F_2(k) ; K = 0, 1, 2, ..., (\frac{N}{2} - 1)
             X(K) = F_1(K) + W_N^K F_2(K) ; k=0,1,2,...,(N-1) ... (ii)
                                                                                               X(k+N/2) = F_1(k) - W_{A}^{K} F_{9}(k)
```




```
Second Stage of decomposition:
 Splitting sequence ( > point); fi[n] and fi[n] in two parts of
 their Even and odd numbered samples i.e.,
                                                       f. [n]
             f, [n]
   V_{11}(n) = f_1(2n) V_{12}(n) = f_1(2n+1)
                                                           V22[n]=f2[2n+1]
                                             V2, [7] = f2[27]
  {f, (0), f, (2)} {f, (1), f, (3)}
                                               ff2(0), f2(2)} ff2(1), f2(3) 4
                                    We can get;
 We have;
                                        F,(K) = V11(K) + WN/2 V12(K) ; K=0,1,2,...(N-1)
     X(K) = F, (K) + WN F2(K)
     X(K+ 1/2) = F, (K) - WN FO (K)
                                         F, (K+N/4) = V11(K) - WK/9 V12(K)
                                          F2(K) = V21(K) + W/12 V22(K) ; K=0,1,2,..., (N/4-1)
                                         Fo (K+N/4) = Vo(K) - WK, Vog(K)
```






8-Point Radix 2 DIT FFT Butterfly Diagram



Simulation in MATLAB

02

```
x=input('enter the sequence');
N=length(x);
a=fft(x)
k=0:1:N-1;
figure(1);
stem(k,abs(a),'r');
xlabel('k'),ylabel('a');
title('magnitude response');
figure(2);
stem(k,angle(a));
title('phase response');
```



MATLAB Simulation Results

Verilog Code

```
//Butterfly Calculations
module bfly cal(xr,xi,yr,yi,wr,wi,x0r,x0i,x1r,x1i);
input signed [15:0]xr,xi,yr,yi;
input signed [15:0]wr,wi;
output [15:0]x0r,x0i,x1r,x1i;
wire [31:0]p1,p2,p3,p4;
// (vr+jvi) * (wr+jwi)
assign p1=wr*yr;
assign p2=wi*vr;
assign p3=wr*yi;
assign p4=wi*vi;
assign x0r=xr+p1[23:8]-p4[23:8];
assign x0i=xi+p2[23:8]+p3[23:8];
assign x1r=xr-p1[23:8]+p4[23:8];
assign x1i=xi-p2[23:8]-p3[23:8];
endmodule
```

Verilog Code Explanation

1. Define Twiddle Factors

As we are using the 8 Point DIT FFT Algorithm the Twiddle Factors will be W_8^k (k=0,1,2,3).

KITIKE

So make the Twiddle Factors as Constant Values.

2. Butterfly Calculations

Now we need to implement Butterfly Unit as shown. Here, we are performing Multiplication and Addition on 16 bit Signed Integers which has Least 8 bits as fractional part value.

So, if we multiply two 16 bit Numbers we get 32 bit Result. Hence, we are defining product terms as a 32 bit array.

Then while adding the result we are considering only [23:8] bit positions and neglecting remaining bits as

own. dition as $y_{r} + iy_{\underline{r}}$ $y_{r} + i$

Kor + 1 toi

these are the significant bit positions. (We can understand this by considering wr=0.707 which is represented as 16'b0000000_10110101 and we can observe that product of any number with this results in [32:24] bits as 0's).

Verilog Code Explanation

3. Butterfly Stages Calculations

Now we need to Perform Stage wise Butterfly Calculations as we have seen in Radix-2 DIT FFT Algorithm.

To perform this Calculations we have defined temporary variables to save the intermediate values.

4. Meeting Design Specifications

As mentioned in the Design Specifications we need to read the Input Values when write Signal is HIGH, So we are checking for the write signal to be HIGH and then storing the input values into temporary input values.

Then, we need to start FFT computation when start signal is HIGH, So we are checking for Start signal to be HIGH and then assigning the temporary input values into the Butterfly Calculations functions.

After completing the FFT Computation we set the Ready Signal to HIGH informing that FFT Computation is finished.

```
`timescale 1ns / 1ps
module fft8 (clk, rst, write, start, ready, state, x0r, x0i, x1r, x1i, x2r, x2i, x3r, x3i, x4r, x4i, x5r, x5i, x6r, x6i, x7r, x7i, y0r, y0i, y1r, y1i, y2r,
y2i, y3r, y3i, y4r, y4i, y5r, y5i, y6r, y6i, y7r, y7i);
input clk,rst,write,start;
input [15:0]x0r,x0i,x1r,x1i,x2r,x2i,x3r,x3i,x4r,x4i,x5r,x5i,x6r,x6i,x7r,x7i;
output reg [15:0] y0r,y0i,y1r,y1i,y2r,y2i,y3r,y4i,y5r,y5i,y6r,y6i,y7r,y7i;
output reg ready:
output reg [1:0]state;
wire [15:0] y0r t,y0i t,y1r t,y1i t,y2r t,y2i t,y3r t,y3i t,y4r t,y4i t,y5r t,y5i t,y6r t,y6i t,y7r t,y7i t;
wire [15:0] x20r,x20i,x21r,x21i,x22r,x22i,x23r,x23i,x24r,x24i,x25r,x25i,x26r,x26i,x27r,x27i;
wire [15:0] x10r,x10i,x11r,x11i,x12r,x12i,x13r,x13i,x14r,x14i,x15r,x15i,x16r,x16i,x17r,x17i;
reg[15:0] x0r temp, x0i temp, x1r temp, x1i temp, x2r temp, x2i temp, x3r temp, x3i temp, x4r temp, x4i temp, x5r temp,
x5i temp,x6r temp,x6i temp,x7r temp,x7i temp;
reg[15:0] x0r t,x0i t,x1r t,x1i t,x2r t,x2i t,x3r t,x3i t,x4r t,x4i t,x5r t,x5i t,x6r t,x6i t,x7r t,x7i t;
//Define Twiddle Factors
parameter w0r=16'b1 00000000;
parameter w0i=16'b0 00000000;
parameter w1r=16'b00000000 10110101;//0.707=0.10110101
parameter w1i=16'b11111111 01001011;//-0.707=1.01001011
parameter w2r=16'b0000000 00000000;
parameter w2i=16'b11111111 00000000;//-1
parameter w3r=16'b11111111 01001011;//-0.707=1.01001011
```

parameter w3i=16'b11111111 01001011;//-0.707=1.01001011

```
always @(posedge clk) begin
             if (~rst) begin
               //If Reset Signal is Low then output=0
               state<=2'b00; ready <= 1'b0;
             end
             else begin
              case(state)
                2'b00: if(write) begin
                            state<=2'b01; ready<=1'b0;
                       end
                       else begin
                            state<=2'b00; ready<=1'b0;
                       end
                2'b01: begin
                      //Storing input values into temporary variables
                      x0r_temp<=x0r; x0i_temp<=x0i;
                      x1r_temp<=x1r; x1i_temp<=x1i;
                      x2r temp<=x2r; x2i temp<=x2i;
                      x3r_temp<=x3r; x3i_temp<=x3i;
                      x4r temp<=x4r; x4i temp<=x4i;
                      x5r_temp<=x5r; x5i_temp<=x5i;
                      x6r_temp<=x6r; x6i_temp<=x6i;
                      x7r \text{ temp} <= x7r; x7i \text{ temp} <= x7i;
                      state<=2'b10;
                      end
```

```
2'b10: begin
                                                                     if(start) begin
                                                                                              x0r_t<=x0r_temp; x0i_t<=x0i_temp;
                                                                                                 x1r t <= x1r temp; x1i t <= x1i temp;
                                                                                                 x2r t <= x2r temp; x2i t <= x2i temp;
                                                                                                 x3r t<=x3r temp; x3i t<=x3i temp;
                                                                                                 x4r t<=x4r temp; x4i t<=x4i temp;
                                                                                                 x5r t <= x5r temp; x5i t <= x5i temp;
                                                                                                 x6r t<=x6r temp; x6i t<=x6i temp;
                                                                                                 x7r_t <= x7r_t = x7i_t <= x7i_t = x7i_t <= x7i
                                                                                                 state<=2'b11:
                                                                                                    end
                                                                         end
                                        2'b11: begin //assigning outputs to registers
                                                                          y0r<=y0r t; y0i<=y0i t;
                                                                          v1r<=v1r t: v1i<=v1i t:
                                                                         v2r<=v2r t; v2i<=v2i t;
                                                                         v3r<=v3r t; v3i<=v3i t;
                                                                          v4r<=v4r t: v4i<=v4i t:
                                                                         y5r<=y5r_t; y5i<=y5i_t;
                                                                          v6r<=v6r t: v6i<=v6i t:
                                                                         v7r<=v7r t: v7i<=v7i t:
                                                                          readv<=1'b1:
                                                                 end
                                        default: state <= 2'b00;
                                  endcase
                   end
end
```

```
//Butterfly Stage 1
bfly cal s11(x0r t,x0i t,x4r t,x4i t,w0r,w0i,x10r,x10i,x11r,x11i);
bfly cal s12(x2r t,x2i t,x6r t,x6i t,w0r,w0i,x12r,x12i,x13r,x13i):
bfly cal s13(x1r t,x1i t,x5r t,x5i t,w0r,w0i,x14r,x14i,x15r,x15i);
bfly cal s14(x3r t,x3i t,x7r t,x7i t,w0r,w0i,x16r,x16i,x17r,x17i):
//Butterfly Stage 2
bfly cal s21(x10r,x10i,x12r,x12i,w0r,w0i,x20r,x20i,x22r,x22i):
bfly cal s22(x11r,x11i,x13r,x13i,w2r,w2i,x21r,x21i,x23r,x23i);
bfly cal s23(x14r,x14i,x16r,x16i,w0r,w0i,x24r,x24i,x26r,x26i);
bfly cal s24(x15r,x15i,x17r,x17i,w2r,w2i,x25r,x25i,x27r,x27i);
//Butterfly Stage 3
bfly cal s31(x20r,x20i,x24r,x24i,w0r,w0i,y0r t,y0i t,y4r t,y4i t);
bfly cal s32(x21r,x21i,x25r,x25i,w1r,w1i,y1r t,y1i t,y5r t,y5i t);
bfly cal s33(x22r,x22i,x26r,x26i,w2r,w2i,y2r t,y2i t,y6r t,y6i t);
bfly cal s34(x23r,x23i,x27r,x27i,w3r,w3i,y3r t,y3i t,y7r t,y7i t);
endmodule
```

```
//Butterfly Calculations
module bfly_cal(xr, xi, yr, yi, wr, wi, x0r, x0i, x1r. x1i):
input signed [15:0]xr, xi, yr, yi;
input signed [15:0]wr, wi;
output [15:0]x0r, x0i, x1r, x1i;
wire [31:0]p1, p2, p3, p4;
//(yr+iyi)*(wr+iwi)
assign p1=wr*yr;
assign p2=wi*vr:
assign p3=wr*yi;
assign p4=wi*vi:
assign x0r = xr + p1[23:8] - p4[23:8];
assign x0i=xi+p2[23:8]+p3[23:8]:
assign x1r=xr-p1[23:8]+p4[23:8];
assign x1i=xi-p2[23:8]-p3[23:8]:
endmodule
```

Verilog Test Bench 04

```
//Testing
initial begin
     clk=1'b0:
     rst=1'b0;
     //change reset signal
     #5 rst=1:
     //Keep Write and Start signals Low
     write=0;
     start=0:
     //Give Inputs in Hexadecimal Format DDFF (Decimal Deciaml Fractional)
     x0r=16'h0000; x0i=16'h0000;//0+j0
     x1r=16'h0100; x1i=16'h0000;//01.00+j0
     x2r=16'h0200; x2i=16'h0000;//02.00+j0
     x3r=16'h0300; x3i=16'h0000;//03.00+j0
     x4r=16'h0400; x4i=16'h0000;//04.00+j0
     x5r=16'h0500; x5i=16'h0000;//05.00+j0
     x6r=16'h0600; x6i=16'h0000;//06.00+j0
     x7r=16'h0700; x7i=16'h0000;//07.00+j0
     //Make Write signal high to write the input data
     #10 write=1;
     //To start the Computation Make Start Signal High
     #10 start=1:
// //We can even make the Write and Start Signal Low as has FFT Started Computation
 // #(20*CLOCK PERIOD) start=0;
// #(20*CLOCK PERIOD) write=0;
end
```

Test Bench Explanation

1. Generate Clock Signal


We can generate a clock using some delay (Time Period). Invert clk signal after some delay and keep this in an always block so that we can generate a clk signal with required Time Period.
(Time Period/2) clk = ~clk

2. Testing the Code

Check conditions for Reset, Write and Start.
Give Inputs in Hexadecimal Format Decimal Decimal Fractional
Fractional (DDFF) for both Real and Imaginary parts of Input Sequence.
Now make write signal HIGH, so that Inputs will be read into temporary variables. Then, to start the FFT Computation make start signal HIGH.

```
`timescale 1ns/1ps
module ffttestbench ():
parameter CLOCK PERIOD = 49: // 49ns Time Period
reg clk. rst. write. start:
reg signed [15:0] x0r, x0i, x1r, x1i, x2r, x2i, x3r, x3i, x4r, x4i, x5r, x5i, x6r, x6i, x7r, x7i;
wire signed [15:0] v0r. v0i. v1r. v1i. v2r. v2i. v3r. v3i. v4r. v4i. v5r. v5i. v6r. v6i. v7r. v7i:
wire ready;
wire [1:0]state:
//Module used for testing
fft8 fft8 test(.clk(clk), .rst(rst), .write(write), .start(start), .ready(ready), .state(state), .x0r(x0r), .x0i(x0i), .x1r(x1r), .x1i(x1i), .x2r(x2r), .x2i(x2i), .
.x3r(x3r), .x3i(x3i), .x4r(x4r), .x4i(x4i), .x5r(x5r), .x5i(x5i), .x6r(x6r), .x6i(x6i), .x7r(x7r), .x7i(x7i), .y0r(y0r), .y0i(y0i), .y1r(y1r), .y1i(y1i), .y2r(y2r),
y2i(y2i), y3r(y3r), y3i(y3i), y4r(y4r), y4i(y4i), y5r(y5r), y5i(y5i), y6r(y6r), y6i(y6i), y7r(y7r), y7i(y7i));
//Testing
initial begin
        clk=1'b0:
        rst=1'b0:
        //change reset signal
        #5 rst=1:
        //Keep Write and Start signals Low
        write=0:
        start=0:
```

```
//Give Inputs in Hexadecimal Format DDFF (Decimal Decimal Fractional)
       x0r=16'h0000; x0i=16'h0000;//0+j0
       x1r=16'h0100; x1i=16'h0000;//01.00+i0
       x2r=16'h0200; x2i=16'h0000;//02.00+j0
       x3r=16'h0300; x3i=16'h0000;//03.00+j0
      x4r=16'h0400; x4i=16'h0000;//04.00+i0
       x5r=16'h0500; x5i=16'h0000;//05.00+j0
       x6r=16'h0600; x6i=16'h0000;//06.00+i0
       x7r=16'h0700; x7i=16'h0000;//07.00+j0
       //Make Write signal high to write the input data
       #10 write=1:
       //To start the Computation Make Start Signal High
      #10 start=1;
      //We can even make the Write and Start Signal Low as has FFT Started Computation
      #(20*CLOCK PERIOD) start=0:
      #(20*CLOCK PERIOD) write=0;
end
                                                                                  // VCD dump
                                                                                  initial begin
// System clock generator
                                                                                         $dumpfile("fft.vcd");
always begin
                                                                                         $dumpvars(0, fft8 test);
       //after delay of clockperiod/2 we are inverting the clk value
                                                                                         #500 $finish:
       #(CLOCK PERIOD/2) clk = ~clk:
end
                                                                                  end
                                                                                  endmodule
```



Name	Value	200.000 ns	220.000 ns	240.000 ns	260.000 ns	280.000 ns	300.000 ns	320.000 ns	340.000 ns	360.000 ns	380.000 ns	400.000 ns	420.000
> 🦥 x6r[15:0]	0600						UGI	Ju'					
> 💆 x6i[15:0]	0000						000	00					
> W x7r[15:0]	0700						070)0					
> 💆 x7i[15:0]	0000						000	10					
> 💆 y0r[15:0]	1c00	xxxx						1c00					
> 💆 y0i[15:0]	0000	xxxx		<u>, </u>				0000				<u> </u>	
> ♥ y1r[15:0]	fc00	xxxx						fc00					
> V y1i[15:0]	09a8	xxxx						09a8					
> V y2r[15:0]	fc00	xxxx						fc00					
> W y2i[15:0]	0400	xxxx			100	<u> </u>		0400	1				10
> W y3r[15:0]	fc00	xxxx		20		20		fc00		20		200	
> 😽 y3i[15:0]	01a8	xxxx						01a8					
> 😽 y4r[15:0]	fc00	xxxx		N. C.		51.		fc00		555			
> W y4i[15:0]	0000	xxxx						0000					
> V y5r[15:0]	fc00	xxxx					4	fc00					
> ₩ y5i[15:0]	fe58	xxxx						fe58					
> V y6r[15:0]	fc00	xxxx						fc00					
> W y6i[15:0]	fc00	xxxx			10			fc00					
> ₩ y7r[15:0]	fc00	xxxx						fc00					
> ₩ y7i[15:0]	f658	xxxx						£658					
¹⊌ ready	1												
> * state[1:0]	3						3						
> ₩ CLOCK_PD[31	:0] 00000031						00000	1031					

Performance Metrics 05

- 1. Create a file named fftdesign using command iverilog -o fftdesign testbench.v fft8.v
- 2. Run the Simulation using the command vvp fftdesign. To view the simulation waveform, run the command fft.vcd
- 3. To Synthesize the Digital Circuit use the command yosys synthfft.ys. We can observe the Chip Area required to design the modules.
- 4. Run the sta command to launch the OpenSTA shell and type the following commands:read_liberty stdcells.lib
 read_verilog synthfft.v
 link_design fft
 create clock -name clk -period 5.5 {clk}
 set_power_activity -input -activity 0.5
 set_power_activity -global -activity 0.5
- 5. Type the report_checks command to display timing analysis.
- 6. Run the report_power command to display power estimation results.

Area of Synthesized Design

```
=== fft8 ===
   Number of wires:
                                   3351
   Number of wire bits:
                                   3351
   Number of public wires:
                                  1799
   Number of public wire bits:
                                   1799
   Number of memories:
   Number of memory bits:
   Number of processes:
   Number of cells:
                                   1564
     A0I21 X1
     DFF X1
                                    771
     INV X1
     MUX2 X1
                                    768
     NAND3 X1
     NAND4 X1
     OAI21 X1
     bfly_cal
                                     12
   Area for cell type \bfly_cal is unknown!
   Chip area for module '\fft8': 4927.916000
```

```
=== bfly cal ===
   Number of wires:
                                  5717
                                  5717
  Number of wire bits:
  Number of public wires:
                                   160
  Number of public wire bits:
                                   160
  Number of memories:
  Number of memory bits:
  Number of processes:
   Number of cells:
                                  5621
                                   239
    AND2 X1
    AND3 X1
                                   201
    AND4 X1
                                    75
    A0I211 X1
                                    10
    A0I21 X1
                                   498
    A0I221 X1
    A0I22 X1
                                   152
    INV X1
                                   254
    MUX2 X1
    NAND2 X1
                                   838
    NAND3 X1
                                   174
    NAND4 X1
                                    40
    NOR2 X1
                                   709
    NOR3 X1
                                   100
    NOR4 X1
    OAI211 X1
                                    18
    OAI21 X1
                                   492
    OAI221 X1
                                    15
    OAI22 X1
    OAI33 X1
    OR2 X1
                                   161
    OR3 X1
                                   189
    OR4 X1
    XNOR2 X1
                                   893
    XOR2 X1
                                   547
   Chip area for module '\bfly cal': 6414.856000
```

ft8	1
bfly_cal	12
umber of wires:	71955
umber of wire bits:	71955
umber of public wires:	3719
umber of public wire bits:	3719
umber of memories:	0
umber of memory bits:	0
umber of processes:	0
umber of cells:	69004
AND2_X1	2868
AND3 X1	2412
AND4_X1	900
A0I211 X1	120
A0I21_X1	5977
A0I221_X1	24
A0I22 X1	1824
DFF XI	771
INV_X1	3053
MUX2_X1	792
NANDZ X1	10056
NAND3 X1	2091
NAND4 X1	481
NOR2_X1	8508
NOR3_X1	1200
NOR4_X1	60
0AI211_X1	216
0AI21_X1	5907
0AI221_X1	24
OAI22_X1	180
0AI33_X1	36
OR2_X1	1932
OR3_X1	2268
OR4_X1	24
XNOR2_X1	10716
XOR2 X1	6564


Max Clock Frequency

Total Power Consumption

5.50	5.50	clock clk (rise edge)
0.00	5.50	clock network delay (ideal)
0.00	5.50	clock reconvergence pessimism
	5.50	^ 2508 /CK (DFF X1)
-0.06	5.44	library setup time
	5.44	data required time
	5.44	data required time
	-5.38	data arrival time
	0.06	slack (MFT)

OpenSTA> report_pow Group	Internal Power	Switching Power	Leakage Power	Total Power	
Sequential	1.28e-03	4.11e-04	6.10e-05	1.75e-03	6.7%
Combinational	1.68e-02	5.77e-03	1.77e-03	2.43e-02	93.3%
Macro	0.00e+00	0.00e+00	0.00e+00	0.00e+00	0.0%
Pad	0.00e+00	0.00e+00	0.00e+00	0.00e+00	0.0%
Total	1.81e-02	6.18e-03	1.83e-03	2.61e-02	100.0%
1,120	69.3%	23.7%	7.0%		
OpenSTA>					

Timeline



- 1. What is the Number of Clock Cycles required per FFT Computation? 4 Clock Cycles [191 nsec]
- 2. What is the Area of the Synthesized Design? 81906.188 um² for fft8 module



What is the Maximum Clock Frequency supported by the synthesized design?
 T_{min}=5.5nsec, F_{max} = 181MHz

4. What is the Total Power Consumption of the synthesized design when operating at

its maximum clock frequency?
Internal Power:- 18.1mW (69.3%)
Switching Power:-6.18mW (23.7%)
Leakage Power:-1.83mW (7%)
Total Power:-26.11mW

OpenSTA> report_power Group	Internal Power	Switching Power	Leakage Power	Total Power	
Sequential	1.28e-03	4.11e-04	6.10e-05	1.75e-03	6.7%
Combinational	1.68e-02	5.77e-03	1.77e-03	2.43e-02	93.3%
Macro	0.00e+00	0.00e+00	0.00e+00	0.00e+00	0.0%
Pad	0.00e+00	0.00e+00	0.00e+00	0.00e+00	0.0%
Total	1.81e-02	6.18e-03	1.83e-03	2.61e-02	100.0%
OpenSTA>	69.3%	23.7%	7.0%	2.016-02	100.

5. What is the Total Energy Consumption of the Synthesized Design per FFT Computation?

```
Energy = Power * Time
Energy= 26.1mW * 191ns
= 4.98nJ
```

6. How does the Total Energy Consumption of the Synthesized design depend on the Clock Frequency?

```
Energy = Power * Time
= Power/ Frequency
So, as Clock Frequency Increases, Energy decreases.
```


7. What is the Process Corner, Supply Voltage and Operating Temperature at which the above metrics have been simulated?

We have used Nangate Typical Process Corner as standard cell library.

```
For Typical Process:-
Supply Voltage=1.1V
Temperature=25 °C
```

8. What is the maximum absolute error when computing FFT of {0,1,2,3,4,5,6,7}? Maximum Absolute Error = 0.0006

9. How can the FFT Circuit be modified to compute Inverse FFT
From the DFT Formula we can observe that by changing the Twiddle Factor Values and at the last step Divide the Value by N, we can obtain the Inverse FFT.



References

The intuition behind Fourier and Laplace transforms

But what is the Fourier Transform?

The Fast Fourier Transform (FFT): Most Ingenious Algorithm Ever?

CMLab, NTU

Radix-4 DIF FFT Algorithm- Texas Instruments

Detailed Concept of FFT

Hardware Modelling Using Verilog - Prof. Indranil Sengupta

Verilog Tutorials

Team Members

Sri Sai Nomula

SR NO:- 22986 srisainomula@iisc.ac.in

Contributions:-

- FFT Theory
- Verilog Code (Algorithm for FFT, Butterfly Calculations)
- Performance Calculations
- Document Preparation

Sai Charan Katakam

SR NO:-22845 saicharank@iisc.ac.in

Contributions:-

- FFT Theory
- Verilog Code (Integrating Sequential Logic)
- Verilog TestBench