Sriharsha Singam

Lab #8 Report

ECE 2031 L08

30 October 2018

ORG 0 CALL CALC Start: JUMP Start ORG &H010 CALC: LOAD Α AND В XOR С STORE D RETURN ORG &H030 A: DW &H00FF B: &HA5A5 DW C: &H3300 DW

D:

DW

0000H&

Figure 1. This is the LAB8PRELAB.asm file that contains the code for a program: D = (A AND B) XOR C and also makes use of the functions CALL and RETURN to make subroutines.

```
-- Altera Memory Initialization File (MIF)
DEPTH = 1024;
WIDTH = 16;
ADDRESS RADIX = HEX;
DATA RADIX = HEX;
CONTENT
  BEGIN
    [000..3FF] : 0000;
                         -- Default to NOP
           000 : 4010;
                         -- Start:
                                     CALL CALC
           001 : 1400;
                                     JUMP
                                                Start
                         -- CALC:
           010 : 0430;
                                     LOAD
                                                Α
           011 : 2431;
                                     AND
                                                В
           012 : 2C32;
                                     XOR
                                              C
           013: 0833;
                                     STORE
                                                D
           014: 4400;
                         ___
                                     RETURN
           030 : 00FF;
                         -- A:
                                              &HOOFF
                                     DW
           031 : A5A5;
                         -- B:
                                     DW
                                              &HA5A5
           032:3300;
                         -- C:
                                     DW
                                              &H3300
           033 : 0000;
                                                0000H&
                         -- D:
                                     DW
  END;
```

Figure 2. This is the LAB8PRELAB.mif file that contains the code for a program: D = (A AND B) XOR C and also makes use of the functions CALL and RETURN to make subroutines.




Figure 3. This is the timing simulation waveform for the program: LAB8PRELAB.mif file (which is describes a program: D = (A AND B) XOR C and also makes use of the functions CALL and RETURN to make subroutines).




Figure 4. This is the schematic for the simple computer. It includes a clock signal and a schematic for the VHDL program that makes the simple computer's logic and all the input and output devices such as the switches, LEDs, and the timer.

SWITCHES: EQU &H00

LEDS: EQU &H01 TIMER: EQU &H02

SEVENSEG: EQU &H04

Test: IN SWITCHES

STORE INDATA

SHIFTNOW: LOAD INDATA

OUT LEDS
OUT SEVENSEG

SHIFT 1

STORE INDATA
OUT TIMER

TIME: IN TIMER

ADDI -20

JPOS SHIFTNOW

JUMP TIME

INDATA: DW &H0000

Figure 5. This is the LAB8STEP6.asm file that contains the code for a program that gets an input number from the switches and then outputs the number using the LEDs and the Seven Segment Display and then every 2 seconds it does a logical shift on the number to left by 1.

```
-- Altera Memory Initialization File (MIF)
DEPTH = 1024;
WIDTH = 16;
ADDRESS RADIX = HEX;
DATA RADIX = HEX;
CONTENT
 BEGIN
    [000..3FF] : 0000; -- Default to NOP
          000 : 4800; -- Test:
                                           SWITCHES
                                 IN
          001 : 080C; --
                                     STORE INDATA
          002 : 040C; -- SHIFTNOW: LOAD INDATA
          003 : 4001; --
                                     OUT
                                           LEDS
          004: 4004; --
                                    OUT SEVENSEG
          005 : 3001; --
                                    SHIFT 1
          006 : 080C; --
                                    STORE INDATA
          007 : 4C02; --
                                    OUT TIMER
                                 IN TIMER
          008 : 4802; -- TIME:
          009 : 37EC; --
                                  ADDI -20
          00A : 1C02; --
                                   JPOS SHIFTNOW
          00B : 1408; --
                                   JUMP TIME
          00C: 0000; -- INDATA: DW &H0000
 END;
```

Figure 6. This is the LAB8STEP6.mif file that contains the code for a program that gets an input number from the switches and then outputs the number using the LEDs and the Seven Segment Display and then every 2 seconds it does a logical shift on the number to left by 1.




Figure 7. This is the Logic Analyzer signal recording graph along with the change in states for the Simple Computer that is running a program that gets an input number from the switches and then outputs the number using the LEDs and the Seven Segment Display and then every 2 seconds it does a logical shift on the number to left by 1.

Timestamp	UNSTRUCTIONS OPCODE(6-0)	INSTRUCTION SO OPERAND (9-0)	INSTRUCTION SON ADDRESS (9-0)	■INSTRUCTION DATA(15-0)
1.250 ns	LOAD	00C	000	040C
1.250 ns	LOAD	00C	000	040C
1.250 ns	IN	000	000	4800
1.250 ns	IN	000	000	4800
1.250 ns	IN	000	000	4800
1.250 ns	IN	000	000	4800
1.250 ns	IN	000	000	4800
1.250 ns	IN	000	000	4800
1.250 ns	IN	000	000	4800
1.250 ns	IN	000	000	4800
	IN			
1.250 ns		000	000	4800
1.250 ns	IN	000	000	4800
1.250 ns	IN	000	000	4800
1.250 ns	IN	000	080	4800
67.500 ns	IN	000	080	4800
1.250 ns	IN	000	080	4800
1.250 ns	IN	000	080	4800
1.250 ns	IN	000	080	4800
1.250 ns	IN	000	080	4800
1.250 ns	IN	000	080	4800
1.250 ns	IN	000	080	4800
1.250 ns	IN	000	080	4800
1.250 ns	TN	000	080	4800
1.250 ns	IN	000	080	4800
1.250 ns	IN	000	080	4800
1.250 ns	IN	000	080	4800
1.250 ns	IN	000	080	4800
1.250 ns	IN	000	080	4800
	IN	000		Control of the contro
1.250 ns			080	4800
1.250 ns	STORE	00C	080	080C
1.250 ns	STORE	00C	080	080C
1.250 ns	STORE	00C	080	080C
1.250 ns	STORE	00C	080	080C
1.250 ns	STORE	00C	080	080C
1.250 ns	STORE	00C	080	080C
1.250 ns	STORE	00C	080	080C
1.250 ns	STORE	00C	080	080C
1.250 ns	STORE	00C	080	080C
1.250 ns	STORE	00C	080	080C
1.250 ns	STORE	00C	080	080C
101.250 ns	NOP	02B	070	002B
1.250 ns	NOP	02B	040	002B
1.250 ns	NOP	02B	040	002B
1.250 ns	NOP	02B	040	002B
1.250 ns	NOP	02B	040	002B
1 250 HS	NOP	02B		
1.250 ns			040	002B
1.250 ns	NOP	02B	040	002B
1.250 ns	NOP	02B	040	002B
1.250 ns	NOP	02B	040	002B

Figure 8. This is the Logic Analyzer signal recording table, that filters through the garbage to get only the states and the OPERAND, ADDRESS, and DATA values at the moment in time, for the Simple Computer that is running a program that gets an input number from the switches and then outputs the number using the LEDs and the Seven Segment Display and then every 2 seconds it does a logical shift on the number to left by 1.

APPENDIX A
VHDL CODE OF THE SIMPLE COMPUTER THE RUNS FUNCTIONS INCLUDING CALL,
RETURN, IN, OUT, AND SHIFT.

```
-- SCOMP.vhd
-- Simple Computer Implementation with CALL, RETURN, IN, OUT,
and SHIFT functions
-- Sriharsha Singam
-- ECE 2031 L08
-- October 30, 2018
LIBRARY IEEE;
LIBRARY ALTERA MF;
LIBRARY LPM;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
USE IEEE.STD LOGIC UNSIGNED.ALL;
USE ALTERA MF.ALTERA MF COMPONENTS.ALL;
USE LPM.LPM COMPONENTS.ALL;
ENTITY SCOMP IS
  PORT (
    CLOCK : IN STD_LOGIC;
RESETN : IN STD_LOGIC;
    PC_OUT : OUT STD_LOGIC_VECTOR( 9 DOWNTO 0);
AC_OUT : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
MDR_OUT : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
    MAR_OUT : OUT STD_LOGIC_VECTOR( 9 DOWNTO 0);
    MW OUT : OUT STD LOGIC;
    FETCH OUT: OUT STD LOGIC;
    IO WRITE: OUT STD LOGIC;
    IO CYCLE : OUT STD LOGIC;
    IO ADDR : OUT STD LOGIC VECTOR ( 7 DOWNTO 0);
    IO DATA : INOUT STD LOGIC VECTOR (15 DOWNTO 0)
  );
END SCOMP;
ARCHITECTURE a OF SCOMP IS
  TYPE STATE TYPE IS (
    RESET PC,
    FETCH,
    DECODE,
    EX LOAD,
    EX STORE,
    EX STORE2,
    EX ADD,
    EX JUMP,
```

```
EX AND,
    EX SUB,
    EX JNEG,
    EX JPOS,
    EX JZERO,
    EX OR,
    EX XOR,
    EX ADDI,
    EX SHIFT,
    EX CALL,
    EX RETURN,
    EX IN,
    EX OUT,
    EX OUT2
  );
  SIGNAL STATE : STATE_TYPE;
SIGNAL AC : STD_LOGIC_VECTOR(15 DOWNTO 0);
  SIGNAL IO_IN : STD_LOGIC_VECTOR(15 DOWNTO 0);
SIGNAL IR : STD_LOGIC_VECTOR(15 DOWNTO 0);
SIGNAL MDR : STD_LOGIC_VECTOR(15 DOWNTO 0);
  SIGNAL PC : STD LOGIC VECTOR(9 DOWNTO 0);
  SIGNAL MEM ADDR : STD LOGIC VECTOR(9 DOWNTO 0);
  SIGNAL MW : STD LOGIC;
  SIGNAL AC SHIFTED: STD LOGIC VECTOR(15 DOWNTO 0);
  SIGNAL PC STACK: STD LOGIC VECTOR (9 DOWNTO 0);
  SIGNAL IO WRITE INT : STD LOGIC;
  BEGIN
    -- Use altsyncram component for unified program and data
memory
    MEMORY : altsyncram
    GENERIC MAP (
    intended device family => "Cyclone",
    width a \Rightarrow 16,
                     => 10,
    widthad a
    numwords_a => 1024,
    operation_mode => "SINGLE_PORT",
    outdata_reg_a => "UNREGISTERED",
indata_aclr_a => "NONE",
    wrcontrol aclr a => "NONE",
    address_aclr_a => "NONE",
    outdata aclr a => "NONE",
    init file => "LABSTEP6LAB8.mif",
```

```
lpm_hint => "ENABLE_RUNTIME_MOD=NO",
                 => "altsyncram"
lpm type
PORT MAP (
wren a \Rightarrow MW,
\operatorname{clock0} => \operatorname{NOT}(\operatorname{CLOCK}),
address a => MEM ADDR,
data_a => AC,
q_a => MDR
);
-- Use LPN CLSHIFT function to shift AC
SHIFTER: LPM CLSHIFT
GENERIC MAP (
    lpm width => 16,
    lpm widthdist => 4,
    lpm shifttype => "LOGICAL"
PORT MAP (
    data => AC,
    distance \Rightarrow IR(3 DOWNTO 0),
    direction \Rightarrow IR(4),
    result => AC_SHIFTED
);
 IO BUS: LPM BUSTRI
 GENERIC MAP (
      lpm width => 16
 )
 PORT MAP (
      data => AC,
      enabledt => IO WRITE INT,
      tridata => IO DATA
 );
PC_OUT <= PC;

MW_OUT <= MW;

AC_OUT <= AC;
MDR_OUT <= MDR;
MAR OUT <= MEM ADDR;
IO ADDR <= IR(7 DOWNTO 0);</pre>
WITH STATE SELECT
  MEM ADDR <= PC WHEN FETCH,
              IR (9 DOWNTO 0) WHEN OTHERS;
```

```
WITH STATE SELECT
         IO_WRITE <= '1' WHEN EX_OUT2,</pre>
                        '0' WHEN OTHERS;
    WITH STATE SELECT
         IO_CYCLE <= '1' WHEN EX_IN,
                         '1' WHEN EX OUT2,
                         '0' WHEN OTHERS;
    WITH STATE SELECT
         FETCH OUT <= '1' WHEN FETCH,
                       '0' WHEN OTHERS;
   PROCESS (CLOCK, RESETN)
     BEGIN
       IF (RESETN = '0') THEN -- Active low,
asynchronous reset
         STATE <= RESET PC;
       ELSIF (RISING EDGE (CLOCK)) THEN
         CASE STATE IS
           WHEN RESET PC =>
            MW <= '0';
                               -- Clear memory write
flag
            PC <= "0000000000"; -- Reset PC to the
beginning of memory, address 0x000
            AC \leftarrow x"0000"; \rightarrow Clear AC register
            STATE <= FETCH;
           WHEN FETCH =>
            MW <= '0';
                             -- Clear memory write
flag
            IR <= MDR; -- Latch instruction
into the IR
            PC <= PC + 1; -- Increment PC to next
instruction address
            STATE <= DECODE;
           WHEN DECODE =>
            CASE IR(15 downto 10) IS
              WHEN "000000" => -- No Operation (NOP)
                STATE <= FETCH;
              WHEN "000001" =>
                                  -- LOAD
                STATE <= EX LOAD;
              WHEN "000010" => -- STORE
                STATE <= EX STORE;
```

```
STATE <= EX ADD;
               WHEN "000101" =>
                                     -- JUMP
                 STATE <= EX JUMP;
               WHEN "001001" =>
                                     -- AND
                 STATE <= EX AND;
                   WHEN "000100" =>
                     STATE <= EX SUB;
                   WHEN "000110" =>
                     STATE <= EX JNEG;
                   WHEN "000111" =>
                     STATE <= EX JPOS;
                   WHEN "001000" =>
                     STATE <= EX JZERO;
                   WHEN "001010" =>
                     STATE <= EX OR;
                   WHEN "001011" =>
                     STATE <= EX XOR;
                   WHEN "001101" =>
                     STATE <= EX ADDI;
                   WHEN "001100" =>
                     STATE <= EX SHIFT;
                   WHEN "010000" =>
                     STATE <= EX CALL;
                   WHEN "010001" =>
                     STATE <= EX RETURN;
                   WHEN "010010" =>
                     STATE <= EX IN;
                   WHEN "010011" =>
                     STATE <= EX OUT;
                     IO WRITE INT <= '1';
               WHEN OTHERS =>
                 STATE <= FETCH; -- Invalid opcodes
default to NOP
             END CASE;
           WHEN EX LOAD =>
             AC <= MDR;
                              -- Latch data from MDR
(memory contents) to AC
             STATE <= FETCH;
           WHEN EX STORE =>
             MW <= '1';
                              -- Raise MW to write AC
to MEM
             STATE <= EX STORE2;
```

WHEN "000011" => -- ADD

```
WHEN EX STORE2 =>
             MW <= '0';
                                -- Drop MW to end write
cycle
             STATE <= FETCH;
           WHEN EX ADD =>
             AC <= AC + MDR;
             STATE <= FETCH;
           WHEN EX JUMP =>
             PC \leq IR(9 DOWNTO 0);
             STATE <= FETCH;
           WHEN EX AND =>
             AC <= AC AND MDR;
             STATE <= FETCH;
           WHEN EX SUB =>
                AC <= AC - MDR;
                STATE <= FETCH;
              WHEN EX JNEG =>
                   IF AC(15) = '1' THEN
                        PC \leq IR(9 DOWNTO 0);
                   END IF;
                   STATE <= FETCH;
              WHEN EX JZERO =>
                   IF AC = "00000000000000000" THEN
                        PC \leq IR(9 DOWNTO 0);
                   END IF;
                   STATE <= FETCH;
              WHEN EX JPOS =>
                   IF AC /= "000000000000000" THEN
                        IF AC(15) = '0' THEN
                            PC \leq IR(9 DOWNTO 0);
                        END IF;
                   END IF;
                   STATE <= FETCH;
              WHEN EX OR =>
                AC <= AC OR MDR;
                STATE <= FETCH;
```

```
WHEN EX XOR =>
                AC <= AC XOR MDR;
                STATE <= FETCH;
              WHEN EX ADDI =>
                        AC <= AC +
(IR(9)&IR(9)&IR(9)&IR(9)&IR(9)&IR(9) &IR(9 DOWNTO 0));
                   STATE <= FETCH;
              WHEN EX SHIFT =>
                   AC <= AC SHIFTED;
                   STATE <= FETCH;
              WHEN EX CALL =>
                   PC STACK <= PC;
                   PC <= IR(9 DOWNTO 0);
                   STATE <= FETCH;
              WHEN EX RETURN =>
                   PC <= PC STACK;
                   STATE <= FETCH;
              WHEN EX IN =>
                  AC <= IO DATA;
                   STATE <= FETCH;
              WHEN EX OUT =>
                   IO WRITE INT <= '1';
                   STATE <= EX OUT2;
              WHEN EX OUT2 =>
                   IO WRITE INT <= '0';
                   STATE <= FETCH;
           WHEN OTHERS =>
            STATE <= FETCH;
                                -- If an invalid state is
reached, return to FETCH
        END CASE;
       END IF;
     END PROCESS;
 END a;
```