Srijan Gupta - 2020CS50444, Nischay Diwan - 2020CS50433

COL215P: Digital Logic & System Design


15 September 2022

3 Layer MLP

Components

Comparator


Applies the ReLU activation function.



MAC (Multiply-Accumulate Control)


Performs both multiplication and addition simultaneously.

Note: Enable signal and clk signal added to this component (changes from previous stage)




RAM (Random Access Memory)

Memory of size 2kB with 16-bit words with both synchronous reads and synchronous writes. (Clocked read in this module - change from previous stage)




ROM (Read-Only Memory)

Memory of size 64kB with 8-bit words with synchronous reads. (Clocked read in this module - change from previous stage)




Seven Segment Display

Takes a hexadecimal input and outputs the state of the segments (on/off) to display the corresponding digit.




Shifter

Performs signed integer division by 32.



Working of FSM

States - beg, romtoram0, ror_dummy, romtoram1, start_layer1, mult_layer1, mult_inc1, load_bias1, wait_bias1, add_layer1, relu_layer1, write_layer1, dummy_layer1, back_layer1, start_layer2, mult_layer2, mult_inc2, load_bias2, wait_bias2, add_layer2, write_layer2, dummy_layer2, back_layer2, ready_for_max, wait_max, iter_max, set_max, inc_max, done



beg: Initialization of addresses, and enable signals take place in this state, and waits for start signal that is controlled by the start button, if start signal is '1', then go to romtoram0, else stay in beg.

romtoram0: RAM write is enabled and unsigned ROM output is sent to RAM. Go to ror_dummy

ror_dummy: Spend 4 cycles to write into the RAM. If the RAM address is 783, go to start_layer1 else go to romtoram1.

romtoram1: Dummy state to allow synchronous reading, go to romtoram0.

start_layer1: Increment iter_layer1, disable MAC and go to mult_layer1.

mult_layer1: Load MAC inputs and control. If this column's multiplication is done, go to load_bias1, else go to mult_inc1.

mult_inc1: Dummy state to allow for synchronous read and multiplication. Go to mult_layer1.

load_bias1: Load the address of the bias. Go to wait_bias1.

wait_bias1: Dummy state to allow for synchronous read. Go to add_layer1.

add_layer1: Add the bias to the MAC output and send to the shifter. Go to relu_layer1.

relu_layer1: Send the shifted output to the comparator. Go to write_layer1.

write_layer1: Enable RAM write and send the activated output to the RAM. Go to dummy_layer1.

dummy_layer1: Spend 4 cycles to write into the RAM. Go to back_layer1.

back_layer1: If input layer computation is finished, i. e. go to start_layer2, else increment iter_layer1 and go to start_layer1. Initialize addresses for corresponding next state as well.

start_layer2: Increment iter_layer2, disable MAC and go to mult_layer2.

mult_layer2: Load MAC inputs and control. If this column's multiplication is done, go to load_bias2, else go to mult_inc2.

mult_inc2: Dummy state to allow for synchronous read and multiplication. Go to mult_layer2.

load_bias2: Load the address of the bias. Go to wait_bias2.

wait_bias2: Dummy state to allow for synchronous read. Go to add_layer2.

add_layer2: Add the bias to the MAC output and send to the shifter. Go to write_layer2.

write_layer2: Enable RAM write and send the shifted output to the RAM. Go to dummy_layer2.

dummy_layer1: Spend 4 cycles to write into the RAM. Go to back_layer2.

back_layer2: If hidden layer computation is finished, i. e. iter_layer2 is 10 go to ready_for_max, else

increment iter_layer2 and go to start_layer2. Initialize addresses for corresponding next state as well.

ready_for_max: Set RAM address to start of the output layer. Go to wait_max.

wait_max: Dummy state to allow for synchronous read. Go to iter_max.

iter_max: If the value of the current output is greater than the current maximum weight set the signal gt to 1 else set gt to 0. Go to set_max.


set_max: If the signal gt is 1, update max index and weight else do nothing. Go to inc_max.

inc_max: If the last element of the output layer is reached go to done else increment the ram address and go to wait_max.


done: The final state, seven segment input is set, the circuit then stays in this state infinitely.

Final Design

Block Diagram







Digits 7,5,2 respectively