



ASYNCHRONOUS FIFO VERIFICATION DOCUMENT



SRIJAN S UPPOOR
EMPLOYEE ID:6113
MIRAFRA TECHNOLOGIES MANIPAL


Contents

CHAPTER 1:Project Overview	3
1.1 Project Overview:	3
1.2 Verification Objectives.....	4
1.3 DUT Interfaces.....	4
CHAPTER 2 :Testbench Architecture.....	7
2.1 ASYNCHRONOUS FIFO Testbench Architecture.....	7
2.2 Component details and Flowchart.....	8
● UVM Sequence Item.....	8
● UVM Sequence and Sequencer.....	8
● UVM Driver.....	9
● UVM Monitor	9
● UVM Agent.....	10
● UVM Scoreboard.....	11
● UVM Subscriber	11
● UVM Environment	12
● UVM Test.....	13
● UVM Testbench Top	13
CHAPTER 3:Verification Results.....	14
3.1 Errors in the DUT	14
3.2 Coverage Report	15
● Input coverage.....	15
● Output coverage	15
● Assertion coverage.....	16
● Overall coverage	16
● DUT coverage.....	17
● Waveform.....	17

CHAPTER 1:Project Overview

1.1 Project Overview:

An asynchronous FIFO (First-In, First-Out) is a type of memory buffer used to transfer data safely between two parts of a system that operate on different, unrelated clocks. It stores data in the order it arrives, ensuring that the first data written is also the first to be read out. The FIFO consists of separate write and read sections, each controlled by its own clock domain. To prevent errors due to clock differences, special synchronization techniques are used—most commonly Gray code pointers and double-flop synchronizers—to track how full or empty the FIFO is without causing metastability. This design allows reliable communication between components running at different speeds, such as between a fast processor and a slower peripheral.



The asynchronous FIFO verification testbench thoroughly validates the FIFO design by testing all functional and timing aspects across

different clock domains. It verifies correct data transfer between independent write and read clocks operating at various frequencies and phase relationships. The testbench ensures that data written into the FIFO is read out in the exact same order (First-In, First-Out) without corruption or loss. It checks proper generation of status flags, including wfull, rempty, under various conditions. The testbench also injects random write and read enable patterns to test corner cases like simultaneous write and read. Finally, it verifies correct operation across different FIFO depths and data widths, confirming that the parameterized design functions reliably for all supported configurations.

1.2 Verification Objectives

- Verify correct reset behavior, ensuring both pointers are set to initial positions.
- Validate proper data integrity during write and read operations.
- Ensure full and empty flags assert and de-assert correctly under boundary conditions, including pointer wrap-around.
- Check simultaneous read and write operations across clock domains without data corruption
- Achieve functional and cross coverage to confirm all states, transitions, and corner cases are exercised.

1.3 DUT Interfaces

The Design Under Test (DUT) in Universal verification methodology is the hardware design or module being verified for correctness and functionality. It represents the actual RTL (Register

Transfer Level) code that implements the desired digital circuit or system, written in hardware description languages like Verilog or SystemVerilog. The DUT sits at the center of the verification environment, receiving stimulus from testbenches, drivers, and verification components while producing responses that are monitored and checked by scoreboards and checkers.


The goal is to find any bugs or problems in the DUT before the hardware is actually built, since fixing errors after manufacturing is extremely expensive.

Sl.No	Pin Name	Direction	No. Of bits	Function
1	wclk	Input	1	Write clk.
2	rclk	Input	1	Read clk
3	wrst_n	Input	1	Active low asynchronous write reset
4	rrst_n	Input	1	Active low asynchronous read reset
5	winc	Input	1	Write increment
6	rinc	Input	1	Read increment

7	wdata	Input	8	Write data
8	rdata	Output	8	Read data
9	wfull	Output	1	Write full flag
10	rempty	Output	1	Read empty flag

CHAPTER 2 :Testbench Architecture

2.1 ASYNCHRONOUS FIFO Testbench Architecture




UVM is a standardized verification methodology based on SystemVerilog, offering a structured, reusable, and scalable functional verification strategy. UVM adopts a hierarchical component-based architecture with standardized base classes, communication paradigms, and verification strategies to develop solid testbench environments.

A standard UVM testbench contains a number of major components in a hierarchical layering: sequence items and sequences used for stimulus generation, agents with drivers and monitors, scoreboards for checking results, and an overall environment that coordinates all the components.


2.2 Component details and Flowchart

- **UVM Sequence Item**



The sequence item inherits from `uvm_sequence_item` and contains all the input and output signals of the Design Under Test (DUT), apart from clock and reset signals that are processed at the interface level. The sequence item provides intrinsic constraint blocks based on SystemVerilog's constraint-random verification capabilities, automation macros such as `uvm_field_int` for printing and copying, and stimulus generation control methods.


- **UVM Sequence and Sequencer**



UVM sequences extends from `uvm_sequence` and create random sequence items (transactions) for the DUT. The sequencer (`uvm_sequencer`) serves as an arbiter between the driver and multiple sequences and controls the sequence item flow. Sequences employ the `start_item()`, `randomize()`, and `finish_item()` protocol to create and pass sequence items to the driver via the sequencer. The sequencer offers features such as sequence prioritization, sequence


arbitration, and layering of sequences.

- **UVM Driver**




UVM driver is extended from `uvm_driver` and translates high-level sequence items into pin-level signals on the DUT interface. It gets in touch with the sequencer through TLM ports to send sequence items with the `seq_item_port`. The driver executes the DUT's protocol timing and signal transitions via virtual interfaces, and runs in the `run_phase()` where it keeps retrieving sequence items from the sequencer and driving them to the DUT.

- **UVM Monitor**




The UVM monitor inherits from `uvm_monitor` and passively monitors DUT signals, translating pin-level activity back into sequence items. The monitor captures transactions on the inputs and outputs of DUT without interfering with the operation of the DUT. The monitor utilizes virtual interfaces to sample signals and reconstruction methods to form complete transactions and broadcasts the transactions to other modules via TLM analysis ports (`uvm_analysis_port`).

- **UVM Agent**




The UVM agent inherits from `uvm_agent` and packages associated verification components (sequencer, driver, and monitor) for an interface. Agents may be made active (sequencer and driver) or passive (monitor only) using the `is_active` config field. The agent offers a modular verification component structure and facilitates seamless reuse in various testbench environments.

- **UVM Scoreboard**



The UVM scoreboard inherits from `uvm_scoreboard` and checks the current operation. It accepts actual results from monitors via TLM analysis imports (`uvm_analysis_imp`) and checks them against the expected results from a reference model or predictor. The scoreboard holds transaction fifo's, executes comparison algorithms, and exports detailed mismatch and verification status reporting.


- **UVM Subscriber**



The `uvm_subscriber` is a specialized UVM component class that acts


as a listener or observer in the verification environment. Subscribers are basically listeners of an analysis port. They subscribe to a broadcaster and receive objects whenever an item is broadcasted via the connected analysis port. A `uvm_component` class does not have an in-built analysis port, while a `uvm_subscriber` is an extended version with an integrated `uvm_analysis_export` that automatically handles TLM communication.

- **UVM Environment**



The UVM environment inherits from `uvm_env` and is the highest-level container for all verification blocks. It creates and initializes agents, scoreboards and other verification IP. The environment manages component interconnections via TLM ports, manages configuration parameters via the configuration database (`uvm_config_db`), and controls the overall verification flow between phases.

- **UVM Test**



The UVM test is an extension of `uvm_test` and incorporates customized test scenarios through setup of the environment and identification of which sequences to execute. Tests initialize the verification environment setup, instantiate and set up the environment instance, and manage the sequence execution through direct sequence start on sequencers. Several test classes can be established to test various aspects of the DUT behavior.

- **UVM Testbench Top**

The testbench top is a module that instantiates the DUT, interface, and executes the UVM test. It provides clock and reset signals, creates instances of the interface, connects the interface to the DUT, puts the interface into the configuration database with `uvm_config_db::set()`, and starts the execution of the UVM test with `run_test()`. It acts as the gateway between the module-based design universe and class-based UVM verification environment.

CHAPTER 3:Verification Results

3.1 Errors in the DUT

1. Read Data when r_rstn:
DUT gives data out when rinc is high for r_rstn condition
2. Latching of Data:
When reset applied the data is read and latched which ideally should not be taking place.

3.2 Coverage Report

- Input coverage

Questa Covergroup Coverage Report

Search: cvg:c1

Covergroup/Instances	Total Bits	Hits	Misses	Hits %	Goal %	Coverage %
Covergroup cvg:c1	260	259	1	99.61%	83.33%	83.33%

- Output coverage

Questa Covergroup Coverage Report

Search: cvg:c2

Covergroup/Instances	Total Bits	Hits	Misses	Hits %	Goal %	Coverage %
Covergroup cvg:c2	260	259	1	99.61%	83.33%	83.33%

- Assertion coverage

The screenshot shows a web browser window with the title 'Questa Assertion Coverage Report'. The browser address bar shows a file path. The page has a sidebar with 'Testplan' and 'Design/DesUnits' sections. The main content area displays a table with assertion coverage data.


Assertions	Failure Count	Pass Count	Attempt Count	Vacuous Count	Disable Count	Active Count	Peak Active Count	Status
assert_read_unknown	0	96	100	4	0	0	0	Covered
assert_rst_check	1	0	100	99	0	0	0	Failed
assert_write_unknown	0	190	199	0	1	0	0	Covered
assert_wrst_check	0	1	199	198	0	0	0	Covered

- Overall coverage

The screenshot shows a web browser window with the title 'Questa Coverage Report'. The browser address bar shows a file path. The page has a sidebar with 'Testplan' and 'Design/DesUnits' sections. The main content area displays a table with overall coverage data.

Design Scope	Hits %	Coverage %
fifo_top	96.32%	93.43%
initf	92.30%	94.37%
data	98.19%	99.46%
fifo_pkg	68.44%	43.73%
async_fifo_write_item/new	100.00%	100.00%
async_fifo_write_item/get_type	0.00%	0.00%
async_fifo_write_item/get_object_type	0.00%	0.00%
async_fifo_write_item/create	80.00%	75.00%
async_fifo_write_item/get_type_name	100.00%	100.00%
async_fifo_write_item/_m_urn_field_automation	10.56%	10.18%
async_fifo_read_item/new	100.00%	100.00%
async_fifo_read_item/get_type	0.00%	0.00%
async_fifo_read_item/get_object_type	0.00%	0.00%
async_fifo_read_item/create	0.00%	0.00%
async_fifo_read_item/get_type_name	100.00%	100.00%
async_fifo_read_item/_m_urn_field_automation	7.31%	7.36%
acme_fifo_write_item/new	100.00%	100.00%

- **DUT coverage**



- **Waveform**

