

EE-309: Microprocessor Project 1

Multi-cycle processor, IITB-RISC-22

April 17, 2022

Group Members

- Gouri S Dev - 200070019
- Simran Tanwar - 20D070078
- Sri Lasya - 200070022
- Srushti Bangde - 200070081


Design Document

Instructions Encoding

Instructions Encoding:


ADD:	00_01	RA	RB	RC	0	00
ADC:	00_01	RA	RB	RC	0	10
ADZ:	00_01	RA	RB	RC	0	01
ADL:	00_01	RA	RB	RC	0	11
ADI:	00_00	RA	RB	6 bit Immediate		
NDU:	00_10	RA	RB	RC	0	00
NDC:	00_10	RA	RB	RC	0	10
NDZ:	00_10	RA	RB	RC	0	01
LHI:	00_00	RA	9 bit Immediate			
LW:	01_11	RA	RB	6 bit Immediate		
SW:	01_01	RA	RB	6 bit Immediate		
LM:	11_00	RA	0 + 8 bits corresponding to Reg R0 to R7 (right to left)			
SM:	11_01	RA	0 + 8 bits corresponding to Reg R0 to R7 (right to left)			
BEQ:	10_00	RA	RB	6 bit Immediate		
JAL:	10_01	RA	9 bit Immediate offset			
JLR:	10_10	RA	RB	000_000		
JRI	10_11	RA	9 bit Immediate offset			

Datapath Component Design



FSM

Finite State Machine Diagram



Components (VHDL Code)

- ALU
- Datapath
- Multiplexers
- Register File
- Registers
- Sign Extenders
- LHI (Load higher immediate)
- Memory asyncread syncwrite
- Control Unit

Flowcharts from next page:

~~1) ADD, ADC, AD~~

1) ADD

OP	RA	RB	RC	Unused	Condition (CZ)
15-12	11-9	8-6	5-3	2	1-0

8

STATE 1:

$PC^{(n_7)} \rightarrow \text{Mem-a, ALU-A}$
 $+1 \rightarrow \text{ALU-B}$
 $\text{Mem-out} \rightarrow iX$
 $\text{ALU-C} \rightarrow PC^{(n_7)}$

$iX_{11-9} \rightarrow \text{RF_A1}$
 $iX_{8-6} \rightarrow \text{RF_A2}$
 $\text{RF_D1} \rightarrow \text{ALU-A}$
 $\text{RF_D2} \rightarrow \text{ALU-B}$

$\text{ALU-C} \rightarrow \text{RF_D3}$
 $iX_{5-3} \rightarrow \text{RF_A3}$

2) ADD

State 1


$iX_{11-9} \rightarrow \text{RF_A1}$
 $iX_{8-6} \rightarrow \text{RF_A3}$
 $iX_{5-0} \rightarrow \text{SEG} \rightarrow \text{ALU-B}$

$\text{RF_D1} \rightarrow \text{ALU-A}$
 $\text{ALU-C} \rightarrow \text{RF_D3}$

OP	RA	RB	6 bit immediate
15-12	11-9	8-6	5-0

3) LHI



State - 1



OP RA 9bit immediate
15-12 11-9 8-0

4) LW

State - 1





State 4

OP RA RB 6bit immediate
15-12 11-9 8-6 5-0

5) SW

State - 1




OP RA RB 6bit immediate
15-12 11-9 8-6 5-0

6) JAL

State - 1





OP	RA	9bit immediate
15-12	11-9	8-0



7) JLR


State - 1



OP	RA	RB	6bit immediate (000000)
15-12	11-9	8-6	5-0

8) JRI


State - 1




OP	RA	9bit immediate
15-12	11-9	8-0

9) BEQ

State 1



COMPARATOR = 1



COMPARATOR = 0 Next instruction



OP	RA	RB	6 bit immediate
15-12	11-9	8-6	5-0

10) ADC / ADZ

OP	RA	RB	RC	O	Condition (CZ)
15-12	11-9	8-6	5-3	2	1-0

State 1

$\nexists C = 1 (Z=1)$



$\nexists C = 0 (Z=0)$

next instruction

11) AND

OP	RA	RB	RC	O	Condition
15-12	11-9	8-6	5-3	2	1-0

state 1

$ix_{11-9} \rightarrow RF_A1$
 $ix_{8-6} \rightarrow RF_A2$
 $RF_D1 \rightarrow ALU_A$
 $RF_D2 \rightarrow ALU_B$

S2

$ALU_C \rightarrow RF_D3$
 $ix_{5-3} \rightarrow RF_A3$

S3

12) NDC / NDZ

OP	RA	RB	RC	0	10/01
15-12	11-9	8-6	5-3	2	1-0

state 1

$\text{if } C=1 (Z=1)$

S2

S3

$C=0 (Z=0)$

Next instruction

13) ADL

OP	RA	RB	RC	0	11
15-12	11-9	8-6	5-3	2	1-0

state 1

$ix_{11-9} \rightarrow RF_A1$
 $ix_{8-6} \rightarrow RF_A2$
 $RF_D1 \rightarrow ALU_A$
 $RF_D2 \rightarrow LS_buffer \rightarrow ALU_B$

$ALU_C \rightarrow RF_D3$
 $ix_{5-3} \rightarrow RF_A3$

LM

OP RA 0+8 bits corresponding to R0 to R7

State 1 \rightarrow State 4

If $of = 0, b = 1$

Count \rightarrow ALVA
+1 \rightarrow ALVB
ALVC \rightarrow Count

Count \rightarrow RF-a3
Count \rightarrow Load Mux
Mem out \rightarrow RF-d3

If $of = 0, b = 0$

Count \rightarrow ALVA
+1 \rightarrow ALVB
ALVC \rightarrow Count

SM

OP RA 0+8 bits corresponding to R0 to R7

State 1 \rightarrow State 4

If $of = 0, b = 1$

Count \rightarrow ALVA
+1 \rightarrow ALVB
ALVC \rightarrow Count

Count \rightarrow RFA1, Load Mux
RF-d1 \rightarrow Mem D

If $of = 0, b = 0$

Count \rightarrow ALVA
+1 \rightarrow ALVB
ALVC \rightarrow Count