

## COMPUTER ORGANIZATION

(Instruction Pipelining, Cache & Main memory, Secondary Storage)

### SOLUTIONS

1. More than one word is put in one cache block to

- (a) Exploit temporal locality references in a program
- (b) Exploit spatial locality references in a program
- (c) Reduce miss penalty
- (d) All of these

**Solution:** Option (b)

2. A pipeline P is found to provide a speedup of 6.16 when operating at 100 MHz and an efficiency of 88 percent. How many stages does P have?

**Solution:** From 7.21 To 6.79

**Explanation:**

Clock Time = 10ns,

$$\frac{88}{100} \left[ \frac{p \times 10}{10} \right] = 6.16,$$

$$p = 7$$

3. How big is a four way set associative cache memory with a block size of 64 Bytes and containing 1024 sets?

**Solution:** From 263.68 To 248.32

**Explanation:**

$$1024 \times 4 \times 64 \text{ Bytes} = 2^{18} = 256 \text{ Kbytes}$$

4. A five stage pipeline has a clock cycle time of 5ns. If the non-pipeline clock is also of the same duration than what is the speed up for 75% of pipeline efficiency?

**Solution:** From 3.863 To 3.638

**Explanation:**

Non-pipeline:  $5 \times 5 = 25$

Pipeline – 5

For 100% –  $\frac{25}{5} = 5$

For 75% –  $\frac{75}{100} \times 5 = 3.75$

5. A tiny bootstrap loader program is situated in

(a) Hard disk

(b) ROM

(c) BIOS

(d) None of these

**Solution:** Option (b)

6. If a cache access requires one clock cycle and handling cache misses stalls the processor for an additional five cycles, which of the following cache hit rates comes closest to achieving an average memory access of 2 cycles (in %)?

**Solution:** From 82.4 To 77.6

**Explanation:**

2 cycle average access = (1 cycle for cache) + (1 – hit rate) (5 cycles stall)  $\Rightarrow$  hit rate = 80%

7. Cache and word addressable main memory system has the following specification

Cache block size = 16 words

Set size = 2 blocks

Number of sets = 128

Number of bits in a word = 32 bits

Cache access time ( $T_c$ ) = 20ns

Memory access ( $T_m$ ) = 120ns

Hit ( $H$ ) = 0.8

Size of main memory address = 21bits

What is the total cache size needed?

- (a) (16k + 140) bytes  
(c) (256k + 180) bytes

- (b) (16k + 320) bytes  
(d) (60k + 300) bytes

**Solution:** Option (b)

**Explanation:**

10bit	7 bit	4 bit
Tag	set	word

$$\text{Total size of cache} = \frac{128 \times 2 \times 16 \times 32}{8} + \frac{128 \times 2 \times 10}{8}$$

128 set, each set 2 block  
each block 16 word,  
each word 32 bit

128 set, each set 2 block  
each block 16 word,  
each word 32 bit

$$\frac{2^7 \times 2 \times 2^4 \times 2^5}{2^3} + 16 \times 2 \times 10 = (16K + 320)\text{byte}$$

8. Consider a machine with 10ns clock and it takes 4 clock cycle per ALU instruction, 5 clock cycle per branch instruction, 6 clock cycle memory instruction. There exists 40% ALU instruction, 20% branch instruction and 40% memory instruction.

What is throughput of pipeline system if overhead is 2ns?

- (a) 83MIPS  
(c) 85MIPS

- (b) 84MIPS  
(d) 86MIPS

**Solution:** Option (a)

**Explanation:**

Average access time for non-pipeline system

$$[4 \times .40 + 5 \times .20 + .40 \times 6] \times 10\text{ns} = [1.6 + 1 + 2.4] \times 10\text{ns} = 5 \times 10\text{ns} = 50\text{ns}$$

For pipeline system in every clock cycle one instruction will get executed and overhead of 2 nano sec.

So, average time = (10 + 2) ns = 12 ns,

$$\text{throughput of system} \frac{1}{12\text{ns}} = 83 \text{ MIPS}$$

9. A 5 stage pipeline has the stages IF, ID, OF, PO, WB (Assume that there are no separate data and instruction caches). For the program below, what is/are the hazard(s) possible?

MOV R<sub>1</sub>, A; R<sub>1</sub> ← μ[A]  
 MOV R<sub>2</sub>, A; R<sub>2</sub> ← μ[B]  
 ADD R<sub>1</sub>, R<sub>2</sub>; R<sub>1</sub> ← R<sub>1</sub> + R<sub>2</sub>  
 MOV X, R<sub>1</sub>; μ[x] ← R<sub>1</sub>

- (a) Data Hazard  
 (c) Control Hazard

- (b) Structural Hazard  
 (d) Both (a) & (b)

**Solution:** Option (b)

10. An instruction pipeline consists of 4 stages fetch(F), decode(D), execute(E) and write(W). Different instruction spent different number of clock cycles.

Stage Instruction	F	D	E	W
I <sub>1</sub>	1	2	2	1
I <sub>2</sub>	2	3	3	2
I <sub>3</sub>	3	1	1	1
I <sub>4</sub>	1	1	1	1

The value in the box represents clock cycles taken by instructions in different states.

At what clock cycle, instruction I<sub>3</sub>, will complete its decoding?

- (a) 6<sup>th</sup> clock cycle  
 (c) 12<sup>th</sup> clock cycle

- (b) 7<sup>th</sup> clock cycle  
 (d) 13<sup>th</sup> clock cycle

**Solution:** Option (b)

**Explanation:**

	1	2	3	4	5	6	7	8	9	10	11	12	13
I <sub>1</sub>	F	D	D	E	E	W							
I <sub>2</sub>		F	F	D	D	D	E	E	E	W	W		
I <sub>3</sub>				F	F	F	D			E		W	
I <sub>4</sub>							F	D			E		w

At 7<sup>th</sup> clock cycle I<sub>3</sub> will complete its decoding.