# CUDA Programming

Srini Prakash Maiya

October 21, 2024

# Contents

1	Dat	ta Parallelism	2		
	1.1	CUDA program structure	2		
		Kernel functions and threading			
	1.3	_host,_global_ and _device_ keywords	4		
	1.4	Calling Kernel functions	Ę		
		Compilation overview			
2		Iltidimensional grids and data Linearization of 2D array	7		
	2.2	Image blur Kernel	ć		
3	Compute architecture and scheduling				
	3.1	Block scheduling	10		
	3.2	Synchronization and transparent scalability	11		

## Chapter 1

## Data Parallelism

- The phenomenon in which the **computation work of different parts of a dataset can be performed independently** of each other and thus can be executed in **parallel**.
- A large problem can be decomposed into *n smaller problems which can be executed independently*. This entails (re-)organizing the computation around the data such that the resulting computation can be executed in parallel to complete the overall job faster.
- Examples:
  - Conversion of image from RGB  $\rightarrow$  Gray as visualized in 1.1. Here each  $O[0], O[1], \dots O[N-1]$  can be calculated independently.




Figure 1.1: Data parallelism of RGB-to-grayscale. Each pixel can be independently converted to grayscale

### 1.1 CUDA program structure

- $\bullet$  CUDA C  $\to$  Extends ANSI C language with minimal new syntax and library functions.
- Enables programmers to target heterogeneous computing systems containing both CPU and GPUs.
- host: CPU, device: GPU
- Each CUDA C file can be a mixture of host code and device code.
- Simplified CUDA program execution:
  - Execution of host code (CPU serial code).
  - Call of Kernel function  $\rightarrow$  A large number of threads are launched on *device* to execute kernel. (Collection of threads: *grid.*)




Figure 1.2: Simplified execution of a CUDA program with no CPU and GPU overlap

- When all the threads of the grid finish execution, grid terminates → Execution on host continues until the next kernel is called.
- In the case of RGB → Gray conversion, each thread can be used to convert one pixel of the image to grayscale. In such case, the number of threads launched ≡ number of pixels in the image.
- The threads in GPU take very few clock cycles to generate and schedule, as compared to traditional CPU threads, which typically take thousands of clock cycles to generate and schedule.
- The suffix "h" indicates the variables on host(CPU) and "d" to indicate the variable resides on device(GPU).
- The error-prone regions should be surrounded with the code that catches the error condition to print it out. For example, to catch the errors occurring during the memory allocation on device using cudaMalloc() function:

Code 1.1: Error catching for Malloc

#### 1.2 Kernel functions and threading

- Kernel function specifies the code to be executed by all threads during the parallel phase. → Since all the threads execute the same code, CUDA C programming is an instance of *single-program multiple-data* SPMD parallel-programming style.
- Kernel call → launch of grid of threads. The threads are organized into two-level hierarchy.
  - Grid: Organized into array of thread blocks or Blocks.
  - Block: All blocks of the grid are of same size; each block can contain up to 1024 threads.
  - Total number of threads in each block is specified in the host code.
- The built-in variables that enable thread to distinguish itself from other are:

- blockDim: Build-in variable specifying the number of threads in a block. Struct with 3 unsigned integer fields (x, y and z), enabling one to organize threads into one-(x), two-(x, y) or three-dimensional(x, y, z) array.
- blockIdx: Struct with 3 unsigned integer fields (x, y and z). Gives all threads in a block a common block coordinate.
- threadIdx: Struct with 3 unsigned integer fields (x, y and z). Gives each thread a unique coordinate within the block.
- Unique identifier for a thread is calculated as: data\_index=blockIdx.x \* blockDim.x + threadIdx.x




Figure 1.3: Hierarchy and organization of threads in a Grid

### 1.3 \_\_host\_\_,\_global\_\_ and \_\_device\_\_ keywords

- \_host\_:: Indicates that the function being declared is a CUDA host function. Is a function that is **executed on the CPU**. By default, all functions in CUDA are *host* functions, if not specified otherwise.
- \_\_global\_\_: Indicates the function being declared is a CUDA C function. Such a kernel function is executed on the device and can be called from the host. This keyword indicates that the function is a kernel and that it can be called to generate a grid of threads on a device.
- \_\_device\_\_: Indicates that the function being declared is a *CUDA device* function. This function executes only on device, can be called only from a kernel function or another device function. The device function is executed by the device thread that calls it and does not result in any new device threads being launched.
- **NOTE**: One can use both \_host\_ and \_device\_ keywords in a function declaration. ⇒ Two versions of the object code is compiled for same function. → One is a pure host function (call, execution) and the other is pure device function. Supports the common use case when the same function source code can be recompiled to generate device version. Ex. user-library functions.

Qualifier Keyword	Callable From	Executed On	Executed By
host (default)	Host	Host	Caller host thread
global	Host (or Device)	Device	New grid of device threads
device	Device	Device	Caller device thread

Code 1.2: Declaration of a simple kernel.

```
// This kernel runs for each thread. Each thread computes the sum of A and B at
specified index and saves it to C.

__global__
void vecAddKernel(float* A, float* B, float* C, int n){
   int global_threadID = blockIdx.x * blockDim.x + threadIdx.x;
   if (global_threadID < n){
        C[global_threadID] = A[global_threadID] + B[global_threadID];
   }
}</pre>
```

- The automatic (local) variable data\_index in Code 1.2 is private for each thread. That is, if a grid launches 10,000 threads, there will be 10,000 unique versions of data\_index, one for each thread. The value assigned in one thread is not visible to other threads.
- The CUDA kernel in Code 1.2 does not have an outer loop iterating over all elements sequentially, as the individual threads execute the same task for each index in parallel.
- The if (data\_index < n) condition cuts off the calculation when the  $number_{threads} > number_{elements}$  in the array. The minimum efficient thread block dimension is 32 (block size). As all vector length can not be expressed in multiples of 32, this allows the kernel to process vectors of arbitrary lengths.


### 1.4 Calling Kernel functions

- When the host code calls the kernel, it sets the grid and thread block dimensions via *execution* configuration parameters. The configuration parameters are given between "<<<" and ">>>" before the traditional C argument functions.
- In Code 1.3, the thread block size (number of threads per block) is set to 256 (line 24). Considering n = 1000 elements, the grid size is ceil of (1000 / 256), which is 4 (line 25).
- The execution configuration parameters take two arguments. Grid size → number of blocks per grid, and block size → number of threads in a block in that order (line 28).
- By checking for data\_index < n, the first 1000 threads perform the addition operation among the created 1024 threads (4 blocks \* 256 threads).
- The thread blocks operate on different parts of the vector. They can be executed in arbitrary order. A small GPU with a small amount of execution resources may execute only one or two of these thread blocks in parallel. A larger GPU may execute 64 or 128 blocks in parallel. This gives CUDA kernels scalability in execution speed with hardware.

Code 1.3: Calling the kernel

```
#include <math.h>
        __global__ void vecAddKernel(float *A, float *B, float *C, int n)
            int global_threadID = blockIdx.x * blockDim.x + threadIdx.x;
            if (global_threadID < n)</pre>
                C[global_threadID] = A[global_threadID] + B[global_threadID];
       }
10
11
       void vecAdd(float *A, float *B, float *C, int n)
13
            float *A_d, *B_d, *C_d;
            int bytes = n * sizeof(float);
15
            cudaMalloc(&A_d, bytes);
17
            cudaMalloc(&B_d, bytes);
            cudaMalloc(&C_d, bytes);
            cudaMemcpy(A_d, A, bytes, cudaMemcpyHostToDevice);
21
            cudaMemcpy(B_d, B, bytes, cudaMemcpyHostToDevice);
            int THREADBLOCK_SIZE = 256;
            int GRID_SIZE = (n + THREADBLOCK_SIZE - 1) / THREADBLOCK_SIZE;
25
            // int GRID_SIZE = (int)ceil((float)n / THREADBLOCK_SIZE);
26
            vecAddKernel<<<GRID_SIZE, THREADBLOCK_SIZE>>>(A_d, B_d, C_d, n);
28
29
            cudaMemcpy(C, C_d, bytes, cudaMemcpyDeviceToHost);
30
            cudaFree(A_d);
32
            cudaFree(B_d);
            cudaFree(C_d);
34
        }
```

## 1.5 Compilation overview




## Chapter 2

## Multidimensional grids and data

The dimensions of the grid(containing blocks) and blocks(containing threads) is given by the built-in variables, gridDim and blockDim variables. These parameters are specified within the *execution configuration parameters*,  $<<<\cdots>>>$  of the kernel call statement.

<>< dimGrid, dimBlock >>>



- Grid  $\rightarrow$  3D array of blocks.
  - All blocks share the same gridDim.x, gridDim.y, gridDim.z values.
- Block  $\rightarrow$  3D array of threads.
  - All threads in a block share the same blockIdx.x, blockIdx.y, blockIdx.z values.
  - Total number of threads in a block is constrained to 1024 and can be distributed flexibly in the 3 dimensions.
  - blockIdx.x  $\in$  {0...gridDim.x 1} blockIdx.y  $\in$  {0...gridDim.y 1} blockIdx.z  $\in$  {0...gridDim.z 1}
- Thread  $\rightarrow$  Has unique identifier in a block.
  - threadIdx.x  $\in \{0...blockDim.x 1\}$ threadIdx.y  $\in \{0...blockDim.y - 1\}$ threadIdx.z  $\in \{0...blockDim.z - 1\}$

```
// 1D grid with 32 blocks in x direction.

dim3 dimGrid(32, 1, 1);

// 1D block with 128 threads in x direction.

dim3 dimBlock(128, 1, 1);

// Kernel call


vecAddKernel<<<dimGrid, dimBlock>>>(...);

// Shorthand convention

vecSubKernel<<<32, 128>>>(...);
```

#### 2.1 Linearization of 2D array

The main two ways in which a 2D array can be linearized, row-major layout and column-major layout. In row-major layout, the same elements of the same rows are placed into consecutive locations. The rows are placed one after other consecutively in memory space. An element at jth row and ith column is indexed as  $M_{i,i}$ . CUDA C uses the row-major layout.



The formula to convert an image from color to grayscale is described as:

$$L = 0.21 * r + 0.72 * q + 0.07 * b$$

```
// The input image is encoded as unsigned chars [0, 255]
        // Each pixel is 3 consecutive chars for 3 channels (RGB)
2
        __global__
        void colortoGrayscaleKernel(unsigned char* Pout, unsigned char* Pin,
                                                 int width, int height) {
            int col = blockIdx.x * blockDim.x + threadIdx.x;
            int row = blockIdx.y * blockDim.y + threadIdx.y;
            if (col < width && row < height){
                // Get index of the current element of output
10
                int grayOffset = row * width + col;
11
                // RGB array has CHANNELS * elements of grayscale image.
12
                int rgbOffset = grayOffset * CHANNELS;
13
                // Red, Green and Blue values
                unsigned char r = Pin[rgb0ffset];
15
                unsigned char g = Pin[rgbOffset + 1];
16
                unsigned char b = Pin[rgbOffset + 2];
17
                // Perform rescaling and store in the out array (Grayscale img)
```

```
Pout[grayOffset] = 0.21f * r + 0.72f * g + 0.07f * b;


20 }

21 }
```

For an image of size  $62 \times 76$ , and block size in x, y of (16, 16), the linearized 1D index of the Pout pixel at thread (0, 0) and block (1, 0) is calculated as:


```
Pout_{blockIdx.y*blockDim.y+threadIdx.y,blockIdx.x*blockDim.x+threadIdx.x}= Pout_{1*16+0.0*16+0} = Pout_{16,0} = Pout_{16,0}
```

## 2.2 Image blur Kernel




## Chapter 3

# Compute architecture and scheduling



- A CUDA capable GPU is organized into an array of highly threaded streaming multiprocessors (SMs).
  - Each SM  $\rightarrow$  has several processing units called CUDA Cores (cores).
    - \* Each Core  $\rightarrow$  shares control logic and memory resources.

## 3.1 Block scheduling



When the kernel is called, the CUDA runtime system launches a grid of threads that execute kernel code. The threads are attached to Streaming Multiprocessors (SMs) on a block-by-block basis.

- i.e, all the threads in a block are assigned to the same SM.
- Multiple blocks are assigned to the same SM.

- $\bullet$  Blocks need to reserve hardware resources to execute.  $\implies$  A limited number of blocks can be assigned to an SM.
  - As the number of SMs in a GPU is limited, the total number of blocks that can be simultaneously executing on a CUDA device is limited.
  - Most grids contain many more blocks than this number. To ensure all the blocks in a grid get executed, the runtime system maintains a list of blocks that need to execute and assigns new blocks to SMs when previously assigned blocks complete execution.
- This fashion of assignment of threads to SMs guarantees that the threads in the same block are scheduled simultaneously on the same SM. This guarantee enables the threads in the same block to interact with each other in ways that the threads across the blocks cannot.

## 3.2 Synchronization and transparent scalability