

Exception States

Inactive - The exception is not active and not pending.

Pending - The exception is waiting to be serviced by the processor. An interrupt request has been made, but not processed yet.

Active - An exception is being serviced by the processor but has not completed.

Active and Pending - The exception is being serviced by the processor and there is a pending exception from the same source.

Reset -

- Reset is invoked on power up or a warm reset.
- The exception model treats reset as a special form of exception. When reset is asserted, the operation of the processor stops, potentially at any point in an instruction.
 When reset is deasserted, execution restarts from the address provided by the reset entry in the vector table.
- Execution restarts as privileged execution in Thread mode.

	-	

A **Non Maskable Interrupt (NMI)** can be signaled by a peripheral or triggered by software.

This is the highest priority exception other than reset. It is permanently enabled and has a fixed priority of -2.

NMIs cannot be:

- Masked or prevented from activation by any other exception
- Preempted by any exception other than Reset

A **hard fault** is an exception that occurs because of an error during exception processing, or because an exception cannot be managed by any other exception mechanism.

Hard faults have a fixed priority of -1 meaning they have higher priority than any exception with configurable priority.

A **memory management fault** is an exception that occurs because of a memory protection related fault. The MPU or the fixed memory protection constraints determines this fault, for both instruction and data memory transactions.

		-	

A **bus fault** is an exception that occurs because of a memory related fault for an instruction or data memory transaction. This might be from an error detected on a bus in the memory system.

A **usage fault** is an exception that occurs in case of an instruction execution fault. This includes:

- An undefined instruction
- An illegal unaligned access
- Invalid state on instruction execution
- An error on exception return.

The following can cause a usage fault when the core is configured to report it:

- An unaligned address on word and halfword memory access
- Division by zero

	-	

A **supervisor call (SVC)** is an exception that is triggered by the SVC instruction. In an OS environment, applications can use SVC instructions to access OS kernel functions and device drivers.

An example of a SVC call is an unprivileged thread using a SVC call to return the program execution to a privileged thread

-		

PendSV is an interrupt-driven request for system-level service. In an OS environment, use PendSV for context switching when no other exception is active.

A **SysTick exception** is an exception the system timer generates when it reaches zero. Software can also generate a SysTick exception. In an OS environment, the processor can use this exception as system tick.

		-	

An **interrupt**, **or IRQ**, is an exception signaled by a peripheral, or generated by a software request. All interrupts are asynchronous to instruction execution. In the system, peripherals use interrupts to communicate with the processor.

EΛ	•		-	rī		
	w	6.00				

The **vector table** contains the reset value of the stack pointer, and the start addresses, also called exception vectors, for all exception handlers.

		Figure 11. Vector tal		
	Exception number			Vector
	255	239	0.0250	IRQ239
			0x03FC	
				10
	18	2	0x004C 0x0048	IRQ2
	17	1		IRQ1
Vector Table	16	0	0x0044 0x0040	IRQ0
vector lable	15	-1		Systick
	14	-2	0x003C	PendSV
	13		0x0038	Reserved
Cautau M4	12		0x002C	Reserved for Debug
Cortex - M4	11	-5		SVCall
	10		0X002C	
	9			Reserved
	8			Heserved
	7			
	6	-10	00040	Usage fault
	5	-11	0x0018 0x0014	Bus fault
	4	-12		Memory management fault
	3	-13	0x0010 0x000C	Hard fault
	2	-14	0x000C	NMI
	1		0x0008	Reset
			0x00004	Initial SP value
			JA0000	,

495 256		Not supported in Cortex-M3/M4/M7	Not supported in Cortex-M23		Interrupt#479 vector 1	0x000007B
255				Device Specific	Interrupt#239 vector 1	0x000003F
31	B 15-2 15-B 19-5	Device Specific Interrupts	Device Specific Interrupts	Interrupts	Interrupt#31 vector 1	0x000000B
17	Device Specific Interrupts				Interrupt#1 vector 1	0x00000044
16					Interrupt#0 vector 1	0x0000004
15	SysTick	SysTick	SysTick	SysTick	SysTick vector 1	0x0000003
14	PendSV	PendSV	PendSV	PendSV	PendSV vector 1	0x0000003
13		Not used	Not used	Not used	Not used	0x0000003
12	Not used	Debug Monitor		Debug Monitor	Debug Monitor vector 1	0x0000003
11	SVC	SVC	SVC	SVC	SVC vector 1	0x0000002
10			-	22	Not used	0x0000002
9		Not used	Not used	Not used	Not used	0x0000002
8					Not used	0x0000002
7	Not used			SecureFault	SecureFault (ARMv8-M Mainline)	0x0000001
6		Usage Fault		Usage Fault	Usage Fault vector 1	0x0000001
5		Bus Fault		Bus Fault	Bus Fault vector 1	0x0000001
4		MemManage (fault)		MemManage (fault)	MemManage vector 1	0x0000001
3	HardFault	HardFault	HardFault	HardFault	HardFault vector 1	0x0000000
2	NMI	NMI	NMI	NMI	NMI vector 1	0x0000000
1					Reset vector 1	0x0000000
0					MSP initial value	0x0000000