


R0	Available on the Cortex-M4 with FPU only Floating Point Unit S1	General purpose registers - available to store any transient data required by the program, except R13 - R15



	_	_	_
Section	2	Lecture	8

MSP and PSP


Having two separate stack pointers allows the operating system to be safer and more robust.


Main Stack Pointer (MSP) is meant for the OS
Process Stack Pointer (PSP) is meant for applications

This way OS can protect its stack and prevent applications from accessing or corrupting it. This way you can ensure that the OS does not run out of stack space for exception handling, even if the application consumes all the PSP space.


It is not necessary to use both stack pointers. By default, system will only use MSP. To use PSP, it must be manually configured.


Available on the Cortex-M4 with FPU only Floating Point Unit	The Link Register (LR) is register R14. It stores the return information for subroutines, function calls, and exceptions. On reset, the processor loads the LR value 0xFFFFFFF.
--	---





R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 (MSP) R14 R15 Name xPSR	\$1	Priority Mask Register (PRIMASK) - Prevents the activation of all exceptions with configurable priority
PRIMASK FAULTMASK FAULTMASK BASEPRI CONTROL	Interrupt Mask Special Registers Control Register	
PRIMASK FAULTMASK BASEPRI	Registers Registers	





	Available on the Cortex-M4 with FPU only ↓	
General registers	Floating Point Unit	
R0	S1 S0 D0	
R1	S3 S2 D1	
R2	S5 S4 D2 S7 S6 D3	
R3	S9 S8 D4	
R4	S11 S10 D5 S13 S12 D6	
R5	\$15 \$14 D7	
R6	S17 S16 D8	Control Register - Controls the
R7	S19 S18 D9 S21 S20 D10	_
R8	S23 S22 D11	stack used and the privilege leve
R9	S25 S24 D12 S27 S26 D13	for software execution when the
R10	S29 S28 D14	
R11	S31 S30 D15	processor is in Thread mode and
R12	FPSCR Floating Point Status and Control Register	
R13 (MSP)	Main Stack Pointer (MSP),	indicates whether the FPU state
R13 (PSP)	Process Stack Pointer (NSP)	is active.
R14	Link Register (LR)	is active.
R15	Program Counter (PC)	
Name	Functions	
xPSR	Program Status Registers	
PRIMASK		
FAULTMASK	Interrupt Mask Special Registers Registers	
BASEPRI	Registers	
CONTROL	Control Register	

Cortex-M Registers

- R0 to R15, CONTROL and PRIMASK registers are available in all Cortex-M processors
- Two special registers FAULTMASK and BASEPRI are available only on M3, M4 and M7
- FPU register bank and FPSCR (Floating Point Status and Control Register) is available on M4, M7 (optional)

	-	