

GATE EE 2010 PAPER

The following karnaugh map represents a function F

		F			
		00	01	11	10
x	0	1	1	1	0
	1	0	0	1	0

52. A minimized form of the function F is

(A) $F = XY + YZ$

(B) $F = XY + YZ$

(C) $F = XY + YZ$

(D) $F = XYZ$





Solution: The minterms where $F = 1$ are:

$$m_0 = \overline{X}\overline{Y}\overline{Z}, \quad m_1 = \overline{X}\overline{Y}Z, \quad m_3 = \overline{X}YZ, \quad m_7 = XYZ$$

Simplifying, we get:

$$F = \overline{X}\overline{Y} + YZ$$

53. Which of the following circuits is a realization of the above function F



Solution:

1. We know that the function: $F = \overline{X}\overline{Y} + YZ$
2. Based on the function F , the realized circuit is:
 - AND gate for $\overline{X}\overline{Y}$
 - AND gate for YZ
 - OR gate to combine both outputs

