<u>8086</u>

- 8086
 - Block diagram (Data Path), Registers
- Memory Model
 - Stack, Data and Code Segment
- Instruction Set of x86
- Addressing mode
- Procedure and subroutine
- Peripheral device and Assembly program

8086 Architecture **Bus Interface C** BUS Unit Q6 Q5 Q4 Q3 Q2 **SUM** CS (Code Seg Reg) DS (Data Seg Reg ES (Extra Seg Reg SS (Stack Seg Reg) Sequencer IP (Intr Ptr) Operand **InDirect** Execution A BUS Unit Temp A Temp B Temp C SI (Source Idx) DI (Dest. Idx) BP (Base Ptr SP (Stack Ptr **ALU** Z (Flag Reg)


Minimum/Max Mode Configuration For 8086

The microprocessor 8086 is operated in minimum mode by strapping its MN/MX pin to logic 1.

In this mode, all the control signals are given out by the microprocessor chip itself. There is a single microprocessor in the minimum mode system.

In the maximum mode, the 8086 is operated by strapping the MN/MX pin to ground.

In the maximum mode, there may be more than one microprocessor in the system configuration. The components in the system are same as in the minimum mode system.




8086 & x86 Registers

- AX accumulator reg
- **BX** base address reg
- **CX** count reg
- DX data reg
- **SI** source index reg
- **DI** dest index reg
- **BP** base pointer.
- **SP** stack pointer.


The state of the s	15	7	0
EAX	AH	AL	
EBX	ВН	BL	
ECX	СН	CL	
EDX	DH	DL	
E 5	SI (Soui	rce Idx)	
	DI (Dest. Idx)		
SOON SEASON SEAS	BP (Base Ptr)		
ESP	SP (Stack Ptr)		
EZ	Z (Fla	g Reg)	
ECS	CS (Code	Seg Reg)	
	DS (Data	Seg Reg)	
East State Cold	ES (Extra	Seg Reg)	
E 6 6	SS (Stack	Seg Reg)	
Has a grap Cas a grap	IP (In	tr Ptr)	


Memory layout of C program




Memory layout of C program

- Stack
 - automatic (default), local
 - Initialized/uninitialized
- Data
 - Global, static, extern
 - BSS: Block Started by Symbol
- Code
 - program instructions
- Heap
 - malloc, calloc








Multiple Segments

- The segment register can change its values to point to different segments at different times.
- X86 architecture provides additional segment registers to access multi data segments at the same time.
 - DS, ES, FS and GS
- X86 supports a separate Stack Segment Register (SS) and a Code segment Register (CS) in addition.
- By default a segment register is fixed for every instruction, for all the memory access performed by it. For eg. all data accessed by MOV instruction take DS as the default segment register.
- An segment override prefix is attached to an instruction to change the segment register it uses for memory data access.



 Three salient features of using Segmentation

- Three Features
 - Code Mobility
 - Logically every segment can start with zero
 - Inter and Intra process protection ensuring data integrity.

Real Mode - Memory Addressing

- •Segment << 4 + offset = 20 bit EA
 - Segment size is a fixed 64K

$$DS = 0x1004$$

mov [0x1000], AX

The mov will store the content of AX in

0x10040 + 0x1000 = 0x11040

Why this stuff? - To get 1 MB addressing using 16-bit Segment Registers

Pentium Addressing Mode Calculation




Figure 11.2 Pentium Addressing Mode Calculation


Process 1 should be prevented from loading CS, such that it can access the code of Process 2

Similarly for the DS,SS, ES, FS and GS

Privilege levels: [0-3] assigned to each segment.


0: Highest privilege

3: Lowest privilege




Interprocess Protection

Architecture registers



SI.No.	Туре	Register width	Name of register
1	General purpose register	16 bit	AX, BX, CX, DX
		8 bit	AL, AH, BL, BH, CL, CH, DL, DH
2	Pointer register	16 bit	SP, BP
3	Index register	16 bit	SI, DI
4	Instruction Pointer	16 bit	IP
5	Segment register	16 bit	CS, DS, SS, ES
6	Flag (PSW)	16 bit	Flag register



MA = BA + EA


Architecture Registers and Special Functions

Register	Name of the Register	Special Function
AX	16-bit Accumulator	Stores the 16-bit results of arithmetic and logic operations
AL	8-bit Accumulator	Stores the 8-bit results of arithmetic and logic operations
вх	Base register	Used to hold base value in base addressing mode to access memory data
СХ	Count Register	Used to hold the count value in SHIFT, ROTATE and LOOP instructions
DX	Data Register	Used to hold data for multiplication and division operations
SP	Stack Pointer	Used to hold the offset address of top stack memory
BP	Base Pointer	Used to hold the base value in base addressing using SS register to access data from stack memory
SI	Source Index	Used to hold index value of source operand (data) for string instructions
DI	Data Index	Used to hold the index value of destination operand (data) for string operations

Introduction

A set of instructions written to solve ; PROGRAM TO ADD TWO 16-BIT DATA (METHOD-1) a problem. :Assembler directive DATA SEGMENT :Assembler directive ORG 1104H Instruction :Assembler directive SUM DW 0 :Assembler directive CARRY DB 0 Directions which a microprocessor follows to execute a task or part of a DATA ENDS :Assembler directive task. :Assembler directive CODE SEGMENT ASSUME CS: CODE : Assembler directive ASSUME DS:DATA ; Assembler directive :Assembler directive ORG 1000H Computer language MOV AX, 205AH ;Load the first data in AX register MOV BX,40EDH ;Load the second data in BX register MOV CL,00H ;Clear the CL register for carry ADD AX, BX ; Add the two data, sum will be in AX ;Store the sum in memory location (1104H) MOV SUM, AX JNC AHEAD ;Check the status of carry flag **High Level Low Level** INC CL ; If carry flag is set, increment CL by one ;Store the carry in memory location (1106H) AHEAD: MOV CARRY, CL HLT CODE ENDS :Assembler directive END ;Assembler directive **Machine Language Assembly Language ■** Binary bits ■ English Alphabets 'Mnemonics' Assembler Mnemonics → Machine Language

Program



Assemblers and Linkers

- Instructions to the Assembler regarding the program being executed.
- Control the generation of machine codes and organization of the program; but no machine codes are generated for assembler directives.
- Also called 'pseudo instructions'
- Used to:
 - > specify the start and end of a program
 - > attach value to variables
 - > allocate storage locations to input/ output data
 - > define start and end of segments, procedures, macros etc..

ADD example

```
.MODEL SMALL
                 .STACK 64
                 . DATA
DATA1
                 DW
                          0052H
DATA2
                          0029H
                 DW
SUM
                 DW
                 .CODE
MAIN
                 PROC
                          FAR
                                           ;this is the program entry point
                 MOV
                         AX, @DATA
                                           ;load the data segment address
                         DS, AX
                                           ;assign value to DS
                 MOV
                         AX, DATA1
                                           ; get the first operand
                 MOV
                                           ;get the second operand
                 MOV
                          BX, DATA2
                 add
                          BX,AX
                                           ; add the operands
                                           :store the result in location SUM
                 MOV
                          SUM, AX
                 MOV
                         AH, 4CH ; set up to
                 INT
                          21H
                                           :return to DOS
MAIN
                 ENDP
                 END
                          MAIN
                                           ;this is the program exit point
```

076A:0000 B86B07 MOV AX,076 076A:0003 8ED8 MOV DS,AX 076A:0005 A10600 MOV AX,[0006] 076A:0008 8B1E0800 MOV BX,[0008] 076A:000C 03D8 ADD BX,AX 076A:000E A30A00 MOV [000A],AX 076A:0011 B44C MOV AH,4C 076A:0013 CD21 21 INT

DATA1

ADD example

	.MODEL	SMALL			
	.STACK	64			
	.DATA				
DATA1	EQU	0052H			
DATA2	EQU	0029H			
SUM	DW .CODE	?			
MAIN	PROC	FAR	;this is the program entry point		
	MOV	AX,@DATA	;load the data segment address		DATA1
	MOV	DS, AX	;assign value to DS		
	MOV	AX,DATA1	;get the first operand		
	MOV	BX,DATA2	;get the second operand		
	add	BX,AX	;add the operands		
	MOV	SUM, AX	;store the result in location SUM		
	MOV	AH,4CH ;set up	to		
	INT	21H	;return to DOS		
MAIN	ENDP				
	END	MAIN	;this is the program exit C:\>debug MULT-EX4.exe	:	
			–α		
			076A:0000 B86B07	MOV	A ,076B
			076A:0003 BED8	MOV	IS,AX
			076A:0005 B85200	MOV	AX,0052
			076A:0008 BB2900	MOV	BX,0029
			076A:000B 03D8	ADD	BX,AX
			076A:000D A30400	MOU	[0004],AX
			076A:0010 B44C	MOV INT	AH,4C
			076A:0012 CD21	ADD	21
			076A:0014 0000 076A:0016 FC	CLD	[BX+SI],AL
				MOV	NV [DD 62]
			076A:0017 8B56FE 076A:001A 050C00	ADD	DX,[BP-02] AX,000C
			076A:001D 52	עעה PUSH	DX
			076A:001E 50	PUSH	AX
			OLDH GOTE 20	LOOU	ПА

Mult Example

```
.DATA
DATA1
                         52H
                DB
DATA2
                DB
                         29H
SUM
                DW
                 .CODE
MAIN
                PROC
                         FAR
                                         ; this is the program entry point
                MOV
                         AX, @DATA
                                         ;load the data segment address
                         DS, AX
                                         ;assign value to DS
                MOV
                         AL, DATA1
                                         ;get the first operand
                MOV
                MOV
                         BL, DATA2
                                         ;get the second operand
                IMUL
                                         ;multiply the operands
                MOV
                         SUM, AX
                                          ;store the result in location SUM
                MOV
                         AH, 4CH ; set up to
                INT
                         21H
                                          return to DOS
MAIN
                ENDP
                END
                         MAIN
                                         this is the program exit point;
```

```
C:\>debug MULT-EX1.exe
076A:0000 B86B07
                        MOV
                                AX,076B
076A:0003 8ED8
                        MOV
                                DS,AX
076A:0005 A00600
                        MOV
                                AL,[0006]
076A:0008 8A1E0700
                        MOV
                                BL,[0007]
076A:000C F6EB
                        IMUL
                                BL
076A:000E A30800
                                [0008],AX
                        MOV
076A:0011 B44C
                        MOV
                                AH,4C
                        INT
                                21
```

```
AX=076B BX=0000 CX=001A DX=0000 SP=0040 BP=0000 SI=0000 DI=0000
DS=076B ES=075A SS=076C CS=076A IP=0005
                                            NU UP EI PL NZ NA PO NC
076A:0005 A00600
                      MOU
                              AL.[0006]
                                                                 DS:0006=52
-t
        BX=0000 CX=001A DX=0000 SP=0040
                                           BP=0000 SI=0000 DI=0000
DS=076B ES=075A SS=076C CS=076A IP=0008
                                            NU UP EI PL NZ NA PO NC
076A:0008 8A1E0700
                      MOV
                              BL,[0007]
                                                                 DS:0007=29
-t
AX=0752 BX=0029
                 CX=001A DX=0000
                                  SP=0040
                                           BP=0000 SI=0000 DI=0000
                                                                                          Mult Result
DS=076B ES=075A SS=076C CS=076A
                                  IP=000C
                                            NV UP EI PL NZ NA PO NC
076A:000C F6EB
                       IMUL
                              \mathbf{BL}
-t
AX=0D22 BA-0023 CX=001A DX=0000 SP=0040
                                           BP=0000 SI=0000 DI=0000
DS=076B ES=075A
                 SS=076C CS=076A IP=000E
                                            OV UP EI PL NZ NA PO CY
076A:000E A30800
                      MOV
                              [0008],AX
                                                                 DS:0008=0000
-\mathbf{t}
                CX=001A DX=0000 SP=0040
AX=0D22 BX=0029
                                           BP=0000 SI=0000 DI=0000
                                                                             Mult Result
DS=076B ES=075A SS=076C CS=076A IP=0011
                                            OV UP EI PL NZ NA PO CY
076A:0011 B44C
                      MOV
                              AH.4C
                                        AX=0D22 BX=0029
                                                         CX=001A DX=0000
                                                                          SP=00
                                                                                      :0000 SI=0000 DI=0000
                                        DS=076B ES=075A
                                                         SS=076C CS=076A
                                                                          IP=06
                                                                                    OV UP EI PL NZ NA PO CY
                                        076A:000E A30800
                                                               MOV
                                                                       [00081,A]
                                                                                                         DS:0008=0000
                                        AX=0D22 BX=0029 CX=001A DX=0000 SP=(
                                                                                   BP=0000 SI=0000 DI=0000
                                                                                    OV UP EI PL NZ NA PO CY
                                        DS=076B ES=075A SS=076C CS=076A IP= 11
                                        076A:0011 B44C
                                                               MOU
                                                                       AH,4C
```

```
-d ds:0006
                                                         R)"....RP.
076B:0000
                        52 29-22 OD 05 OC 00 52 50 E8
076B:0010 OE 49 83 C4 04 50 E8 9F-0E 83 C4 04 3D FF FF 74
                                                    .I...P.....=..t
.........P.F...V....
076B:0030  00 52 50 E8 EA 48 83 C4-04 50 E8 7B 0E 83 C4 04
                                                    .RP..H...P.{....
                                                    =..t.."....j...
076B:0050 E4 40 50 8B C3 8C C2 05-0C 00 52 50 E8 C1 48 83
                                                    .@P.......RP..H.
076B:0060 C4 04 50 8D 86 FA FE 50-E8 17 73 83 C4 06 8B B6
                                                    ..P....P..s....
076B:0070 FA FE 81 E6 FF 00 C6 82-FB FE 00 2B C0 50 8D 86
                                                    . . . . . . . . . . . + .P . .
076B:0080 FB FE 50 E8 08 6A
                                                    . . P . . . j
```

Mult Example

```
.MODEL SMALL
                 .STACK 64
                 .DATA
DATA1
                EQU
                         52H
                         29H
DATA2
                EQU
SUM
                 DW
                         ?
                 .CODE
MAIN
                 PROC
                         FAR
                                          ;this is the program entry point
                MOV
                         AX,@DATA
                                          ;load the data segment address
                MOV
                         DS, AX
                                          ;assign value to DS
                         AL, DATA1
                                          ;get the first operand
                MOV
                MOV
                         BL, DATA2
                                          ;get the second operand
                 IMUL
                         BL
                                          ;multiply the operands
                MOV
                         SUM, AX
                                          store the result in location SUM
                MOV
                         AH, 4CH ; set up to
                         21H
                INT
                                          ;return to DOS
MAIN
                ENDP
                END
                         MAIN
                                          ;this is the program exit point
```

```
C:\>debug MULT-EX2.exe
076A:0000 B86B07
                        MOV
                                 AX,076B
076A:0003 8ED8
                        MOV
                                 DS,AX
076A:0005 B052
                        MOV
                                 AL,52
076A:0007 B329
                        MOV
                                 BL,29
076A:0009 F6EB
                         IMUL
                                 BL
076A:000B A30200
                                 [0002],AX
                        MOV
076A:000E B44C
                        MOV
                                 AH,4C
076A:0010 CD21
                         INT
                                 21
```

Example: Square nos.

```
1 .model small
  .stack 64
3 .data
  org 7000H
  nos db 05h.02h.03h.04h.05h
                                                                                                Count
   .code
  start: mov ax,@data
         mov ds,ax
          lea si,nos
                          ;SI<- count
          MOV CL, [SI]
                         ;CL<-[SI] , firs tnumber
          MOV CH, 00
                         ; CH<-00
          INC SI
                           ;SI<-SI+1
                                                                                              Count
   loop1: MOV AL, [SI]
                         ; AL<-[SI]
          MUL AL
                          ;' AX=AL*AL
          MOV [SI], AL
                          ; AL->[SI]
           INC SI
                           ; SI<-SI+1
          LOOP loop1 ; JUMP TO loop1 IF CX!=0 and CX=CX-1
    exit: mov ah, 4ch
           int 21h
                                                 C:\>debug sq_1.exe
           end start
            .end
                                                 076A:0000 B86B07
                                                                          MOV
                                                                                  AX,076B
                                                  1076A:0003 8ED8
                                                                          MOV
                                                                                  DS,AX
                                                                                  SI,[700C]
                                                  076A:0005 8D360C70
                                                                          LEA
                                                  076A:0009 8A0C
                                                                                  CL,[SI]
                                                                          MOV
                                                  076A:000B B500
                                                                          MOV
                                                                                  CH,00
                                                  076A:000D 46
                                                                          INC
                                                                                  SI
                                                                          MOV
                                                                                  AL,[SI]
                                                  076A:000E 8A04
                                                  076A:0010 F6E0
                                                                          MUL
                                                                                  ΑL
                                                                                  [SI],AL
                                                  076A:0012 8804
                                                                          MOV
                                                 076A:0014 46
                                                                          INC
                                                                                  SI
                                                  l076A:0015 E2F7
                                                                          LOOP
                                                                                  000E
                                                 076A:0017 B44C
                                                                          MOV
                                                                                  AH,4C
                                                 076A:0019 CD21
                                                                          INT
                                                                                  21
                                                  076A:001B 0000
                                                                          ADD
                                                                                  [BX+SI],AL
                                                                                  [BX+SI],AL
                                                  076A:001D 0000
                                                                          ADD
                                                  076A:001F 0000
                                                                          ADD
                                                                                  [BX+SI],AL
```

Example: Square nos.

```
C:\>debug sq_1.exe
                                                                                   Nos.
               CX=7021
                      DX=0000
                              SP=0040
                                      BP=0000 SI=0000 DI=0000
       ES=075A
               SS=0E6D
                      CS=076A
                              IP=0003
                                       NV UP EI PL NZ NA PO NC
076A:0003 8ED8
                           DS,AX
                    MOV
-t.
                                      BP=0000 SI=0000 DI=000
      BX=0000 CX=7021 DX=0000
                              SP=0040
DS=076B ES=075A SS=0E6D
                       CS=076A
                              IP=0005
                                       NV UP EI PL NZ NA
076A:0005 8D360C70
                           SI,[700C]
                    LEA
                                                          DS:700C=0205
-d ds:700c
076B:7000
                                        05 02 03 04
...E.^_..1...U..
        80 3E 9E 09 00 75 07 80-3E 2C 08 00 74 20 80 3E
                                                     .>...u..>,..t .>
                                                                               After execution
076B:7030
        9E 09 00 74 10 80 3E 2E-08 00 74 09 8A 46 04 2A
                                                     ...t..>...t..F.*
                                                     .P....F.*.P.H..>
076B:7040
        E4 50 E8 19 80 8A 46 04-2A E4 50 E8 48 C6 80 3E
                                                                                  (squares)
...t..k.....j...
        E5 5D C2 02 00 55 8B EC-83 7E 08 07 76 20 8B 46
076B:7060
                                                     .]...U...~..∨ .F
......V.....-.
076B:7080   01 50 E8 98 FF FE 0E 90-1D FF 76 04
                                                     .P.....v.
                   Program terminated normally
                   -d ds:7000
                   076B:7010 19 71 88 45 19 5E 5F 8B-E5 5D C2 04 00 55 8B EC
                                                                        .q.E.^_..1...U..
                   076B:7020
                           80 3E 9E 09 00 75 07 80-3E 2C 08 00 74 20 80 3E
                                                                        .>...u..>,..t .>
                   076B:7030  9E 09 00 74 10 80 3E 2E-08 00 74 09 8A 46 04 2A
                                                                        ...t..>...t..F.*
                   076B:7040  E4 50 E8 19 80 8A 46 04-2A E4 50 E8 48 C6 80 3E
                                                                        .P....F.*.P.H..>
                   076B:7050  2E 08 00 74 0A 83 6B 07-00 00 1B 00 6A 07 07 72
                                                                        ...t..k....j..r
                   076B:7060 E5 5D C2 02 00 55 8B EC-83 7E 08 07 76 20 8B 46
                                                                        .]...U...~..v .F
                            08 B1 06 D3 E0 8B 56 06-B1 03 D3 E2 03 C2 2D FC
                                                                        . . . . . . . V. . . . . . . – .
```

DB

DW

SEGMENT ENDS

ASSUME

ORG

END

EVEN

EQU

PROC

FAR

NEAR

ENDP

SHORT

MACRO ENDM

- Define Byte
- Define a byte type (8-bit) variable
- Reserves specific amount of memory locations to each variable
- Range : 00_H FF_H for unsigned value; 00_H – 7F_H for positive value and 80_H – FF_H for negative value
- General form : variable DB value/ values

Example:

LIST DB 7FH, 42H, 35H

Three consecutive memory locations are reserved for the variable LIST and each data specified in the instruction are stored as initial value in the reserved memory location

DB

DW

SEGMENT ENDS

ASSUME

ORG END

EVEN

EQU

PROC

FAR

NEAR

ENDP

SHORT

MACRO ENDM

- Define Word
- Define a word type (16-bit) variable
- Reserves two consecutive memory locations to each variable
- Range : 0000_H FFFF_H for unsigned value; 0000_H – 7FFF_H for positive value and 8000_H – FFFF_H for negative value
- General form: variable DW value/ values

Example:

ALIST DW 6512H, 0F251H, 0CDE2H

Six consecutive memory locations are reserved for the variable ALIST and each 16-bit data specified in the instruction is stored in two consecutive memory location.

DB

DW

SEGMENT ENDS

ASSUME

ORG

END

EVEN

EQU

PROC

FAR


NEAR

ENDP

SHORT

MACRO ENDM

- SEGMENT : Used to indicate the beginning of a code/ data/ stack segment
- ENDS: Used to indicate the end of a code/ data/ stack segment
- General form:



DB

DW

SEGMENT ENDS

ASSUME

ORG

END

EVEN EQU

PROC

FAR

NEAR

ENDP

SHORT

MACRO ENDM

- Informs the assembler the name of the program/ data segment that should be used for a specific segment.
- General form:

ASSUME segreg : segnam, .. , segreg : segnam

Segment Register

User defined name of the segment

Example:

ASSUME CS: ACODE, DS:ADATA

Tells the compiler that the instructions of the program are stored in the segment ACODE and data are stored in the segment ADATA

DB

DW

SEGMENT ENDS

ASSUME

ORG END EVEN EQU

PROC FAR NEAR ENDP

SHORT

MACRO ENDM

- ORG (Origin) is used to assign the starting address (Effective address) for a program/ data segment
- END is used to terminate a program; statements after END will be ignored
- EVEN: Informs the assembler to store program/ data segment starting from an even address
- **EQU** (Equate) is used to attach a value to a variable

Examples:

ORG 1000H	Informs the assembler that the statements following ORG 1000H should be stored in memory starting with effective address $1000_{\rm H}$
LOOP EQU 10FEH	Value of variable LOOP is 10FE _H
_SDATA SEGMENT ORG 1200H A DB 4CH EVEN B DW 1052H _SDATA ENDS	In this data segment, effective address of memory location assigned to A will be $1200_{\rm H}$ and that of B will be $1202_{\rm H}$ and $1203_{\rm H}$.

DB

DW

SEGMENT ENDS

ASSUME

ORG END EVEN EQU

PROC ENDP FAR NEAR

SHORT

MACRO ENDM

- PROC Indicates the beginning of a procedure
- ENDP End of procedure
- **FAR Intersegment call**
- NEAR Intrasegment call
- General form

procname PROC[NEAR/ FAR]

...
Program statements of the procedure

RET
Last statement of the procedure

procname ENDP

User defined name of the procedure

DB

Examples:

DW

SEGMENT

ENDS

ASSUME

ORG

END

EVEN

EQU

PROC

ENDP

FAR

NEAR

SHORT

MACRO ENDM **ADD64 PROC NEAR**

•••

•••

RET ADD64 ENDP

CONVERT PROC FAR

•••

•••

RET CONVERT ENDP

The subroutine/ procedure named ADD64 is declared as NEAR and so the assembler will code the CALL and RET instructions involved in this procedure as near call and return

The subroutine/ procedure named CONVERT is declared as FAR and so the assembler will code the CALL and RET instructions involved in this procedure as far call and return

DB

DW

SEGMENT ENDS

ASSUME

ORG END

EVEN

EQU

PROC

ENDP

FAR

NEAR

SHORT

MACRO ENDM ■ Reserves one memory location for 8-bit signed displacement in jump instructions

Example:

JMP SHORT AHEAD

The directive will reserve one memory location for 8-bit displacement named AHEAD

DB

DW

SEGMENT ENDS

ASSUME

ORG END EVEN

EQU

PROC ENDP


FAR

NEAR

SHORT

MACRO ENDM

- MACRO Indicate the beginning of a macro
- **ENDM End of a macro**
- General form:



Assembly Instruction format

General format

mnemonic

operand(s)

;comments

MOV

destination, source

;copy source operand to destination

Example:

MOV DX,CX

Example 2:

MOV CL,55H MOV DL,CL MOV AH,DL MOV AL,AH MOV BH,CL MOV CH,BH

АН	AL
ВН	BL
СН	CL
DH	DL

What if ...

MOV AL,DX

Rule #1:

moving a value that is too large into a register will cause an error

MOV BL,7F2H ;Illegal: 7F2H is larger than 8 bits

MOV AX,2FE456H ;Illegal

Rule #2:

Data can be moved directly into nonsegment registers only

(Values cannot be loaded directly into any segment register. To load a value into a segment register, first load it to a nonsegment register and then move it to the segment register.)

MOV AX,2345H MOV DI,1400H MOV DS,AX MOV ES,DI

Rule #3:

If a value less than FFH is moved into a 16-bit register, the rest of the bits are assumed to be all zeros.

MOV BX, 5 BX =0005 BH = 00, BL = 05

Macro

```
.model small
print macro q
mov AX,@data
Mov DS, AX
lea dx,q
mov ah,09h
int 21h
endm
.stack
.data
msg db "Fibonacci series is $"
.code
start:
        print msg
        mov dl,30h
        mov ah,02h
        int 21h
        mov dl,31h
        mov ah,02h
        int 21h
       mov bh,00h
       mov bl,01h
       mov cx,05
       1:mov dh,bl
       add bl,bh
        mov bh, dh
       mov dl,bl
        add dl,30h
        mov ah,02h
        int 21h
        loop 1
 exit: mov ax,4c00h ;Invoke DOS interrupt 21h, service 4ch
        int 21h ;to exit program
        end start ;tell assembler to finish
```


Program Memory Models


Tiny - single segment shared for code, data & stack (CS = DS = SS)

- Small single segment for code, separate single segment shared for data & stack (CS DS = SS)
- Medium multiple segments for code, separate single segment shared for data & stack (CS DS = SS)
- Compact single segment for code, separate multiple segment for data & stack (CS DS ES SS)
- Large multiple segments for Code, Data, Stack (CS DS ES SS)



Addressing Modes: Memory Access





- Every instruction of a program has to operate on a data.
- The different ways in which a source operand is denoted in an instruction are known as addressing modes.
- 1. Register Addressing
- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- 10. Indirect I/O port Addressing
- 11. Relative Addressing
- 12. Implied Addressing

Group I : Addressing modes for register and immediate data

Group II: Addressing modes for memory data

Group III : Addressing modes for I/O ports

Group IV: Relative Addressing mode

Group V : Implied Addressing mode

Addressing in x86- examples

```
Register : MOV AX, BX ; AX ← BX

    Immediate : MOV AX, 3CH ; AX← 3CH

 Direct: MOV [2000], AX; O(DSx10h+2000) \leftarrow AX
 Reg indirect: MOV [BX], AX ; O(DSx10h+BX) \leftarrow AX
 Base+Indx:
      MOV [BX+SI], AX
                         ;(DSx10h+BX+SI)←AX
RegRelative:
     MOV [BX+4], AX (DSx10h+BX+4) \leftarrow AX


    Base Relative + Index

     MOV ARRAY[BX+SI], AX ; (DSx10h+ARRAY+BX+SI)←AX

    Scaled index

      MOV [BX+2 \times SI], AX; (DSx10h+BX x 2+SI) \leftarrowAX
```

addressing



Notes: EBX = 00000300H, ESI = 00000200H, ARRAY = 1000H, and DS = 1000H

- 1. Register Addressing
- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- 10. Indirect I/O port Addressing
- 11. Relative Addressing
- 12. Implied Addressing


The instruction will specify the name of the register which holds the data to be operated by the instruction.

Example:


MOV CL, DH

The content of 8-bit register DH is moved to another 8-bit register CL

$$(CL) \leftarrow (DH)$$



- 1. Register Addressing
- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- 10. Indirect I/O port Addressing
- 11. Relative Addressing
- 12. Implied Addressing



In immediate addressing mode, an 8-bit or 16-bit data is specified as part of the instruction

Example:

MOV DL, 08H

The 8-bit data (08_H) given in the instruction is moved to DL

$$(DL) \leftarrow 08_{H}$$


MOV AX, 0A9FH

The 16-bit data $(0A9F_H)$ given in the instruction is moved to AX register

$$(AX) \leftarrow 0A9F_H$$

Addressing Modes: Memory Access

- 20 Address lines \Rightarrow 8086 can address up to $2^{20} = 1M$ bytes of memory
- However, the largest register is only 16 bits
- Physical Address will have to be calculated Physical Address: Actual address of a byte in memory. i.e. the value which goes out onto the address bus.
- Memory Address represented in the form Seg: Offset (Eg - 89AB:F012)
- Each time the processor wants to access memory, it takes the contents of a segment register, shifts it one hexadecimal place to the left (same as multiplying by 16₁₀), then add the required offset to form the 20- bit address



16 bytes of contiguous memory

```
89AB : F012 → 89AB → 89AB0 (Paragraph to byte → 89AB x 10 = 89AB0)

F012 → 0F012 (Offset is already in byte unit)


+ ------

98AC2 (The absolute address)
```

Addressing Modes: Memory Access

- To access memory we use these four registers: BX, SI, DI, BP
- Combining these registers inside [] symbols, we can get different memory locations (Effective Address, EA)
- Supported combinations:


[BX + SI]	[SI]	[BX + SI + d8]
[BX + DI]	[DI]	[BX + DI + d8]
[BP + SI]	d16 (variable offset only)	[BP + SI + d8]
[BP + DI]	[BX]	[BP + DI + d8]
[SI + d8]	[BX + SI + d16]	[SI + d16]
[DI + d8]	[BX + DI + d16]	[DI + d16]
[BP + d8]	[BP + SI + d16]	[BP + d16]
[BX + d8]	[BP + DI + d16]	[BX + d16]



ВХ	SI	
ВР	DI	+ disp

Group II: Addressing modes for memory data

- 1. Register Addressing
- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- 10. Indirect I/O port Addressing
- 11. Relative Addressing
- 12. Implied Addressing



Here, the effective address of the memory location at which the data operand is stored is given in the instruction.


The effective address is just a 16-bit number written directly in the instruction.

Example:

MOV BX, [1354H] MOV BL, [0400H]

Group II: Addressing modes for memory data

- 1. Register Addressing
- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- 10. Indirect I/O port Addressing
- 11. Relative Addressing
- 12. Implied Addressing



In Register indirect addressing, name of the register which holds the effective address (EA) will be specified in the instruction.

Registers used to hold EA are any of the following registers:

BX, BP, DI and SI.

Content of the DS register is used for base address calculation.

Example:

MOV CX, [BX]

Operations:

$$EA = (BX)'$$

 $BA = (DS) \times 16_{10}$

MA = BA + EA

$$(CX) \leftarrow (MA)$$
 or,


$$(CL) \leftarrow (MA)$$

 $(CH) \leftarrow (MA + 1)$

Note: Register/ memory enclosed in brackets refer to content of register/ memory

Group II: Addressing modes for memory data

- 1. Register Addressing
- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- 10. Indirect I/O port Addressing
- 11. Relative Addressing
- 12. Implied Addressing



In Based Addressing, BX or BP is used to hold the base value for effective address and a signed 8-bit or unsigned 16-bit displacement will be specified in the instruction.

In case of 8-bit displacement, it is sign extended to 16-bit before adding to the base value.

When BX holds the base value of EA, 20-bit physical address is calculated from BX and DS.

When BP holds the base value of EA, BP and SS is used.

Example:


MOV AX, [BX + 08H]

Operations:

$$\begin{array}{l} 0008_{H} \leftarrow 08_{H} \; (\text{Sign extended}) \\ \text{EA} = (\text{BX}) + 0008_{H} \\ \text{BA} = (\text{DS}) \; \text{x} \; 16_{10} \\ \text{MA} = \text{BA} + \text{EA} \\ \\ (\text{AX}) \leftarrow (\text{MA}) \quad \text{or,} \\ \\ (\text{AL}) \leftarrow (\text{MA}) \\ (\text{AH}) \leftarrow (\text{MA} + 1) \end{array}$$

Group II: Addressing modes for memory data

- 1. Register Addressing
- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- 10. Indirect I/O port Addressing
- 11. Relative Addressing
- 12. Implied Addressing



SI or DI register is used to hold an index value for memory data and a signed 8-bit or unsigned 16-bit displacement will be specified in the instruction.

Displacement is added to the index value in SI or DI register to obtain the EA.

In case of 8-bit displacement, it is sign extended to 16-bit before adding to the base value.

Example:

MOV CX, [SI + OA2H]

Operations:

FFA2_H
$$\leftarrow$$
 A2_H (Sign extended)

EA = (SI) + FFA2_H

BA = (DS) x 16₁₀


MA = BA + EA

(CX) \leftarrow (MA) or,

(CL) \leftarrow (MA)
(CH) \leftarrow (MA + 1)

Group II: Addressing modes for memory data

- 1. Register Addressing
- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- 10. Indirect I/O port Addressing
- 11. Relative Addressing
- 12. Implied Addressing



In Based Index Addressing, the effective address is computed from the sum of a base register (BX or BP), an index register (SI or DI) and a displacement.

Example:

$$MOV DX, [BX + SI + OAH]$$

Operations:

$$000A_H \leftarrow 0A_H$$
 (Sign extended)

$$EA = (BX) + (SI) + 000A_{H}$$

$$BA = (DS) \times 16_{10}$$

$$MA = BA + EA$$

$$(DX) \leftarrow (MA)$$
 or,

$$(DL) \leftarrow (MA)$$

$$(DH) \leftarrow (MA + 1)$$

Group II : Addressing modes for memory data

- 1. Register Addressing
- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- 10. Indirect I/O port Addressing
- 11. Relative Addressing
- 12. Implied Addressing

Note: Effective address of the Extra segment register

Employed in string operations to operate on string data.

The effective address (EA) of source data is stored in SI register and the EA of destination is stored in DI register.

Segment register for calculating base address of source data is DS and that of the destination data is ES

Example: MOVS BYTE

Operations:

Calculation of source memory location:

$$EA = (SI)$$
 $BA = (DS) \times 16_{10}$ $MA = BA + EA$

Calculation of destination memory location:


$$EA_E = (DI)$$
 $BA_E = (ES) \times 16_{10}$ $MA_E = BA_E + EA_E$

$$(MAE) \leftarrow (MA)$$

If DF = 1, then (SI)
$$\leftarrow$$
 (SI) – 1 and (DI) = (DI) - 1
If DF = 0, then (SI) \leftarrow (SI) +1 and (DI) = (DI)₅₅+ 1

Group III : Addressing modes for I/O ports

- 1. Register Addressing
- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- 10. Indirect I/O port Addressing
- 11. Relative Addressing
- 12. Implied Addressing



These addressing modes are used to access data from standard I/O mapped devices or ports.

Example: IN AL, [0009H]


Operations: $\frac{PORT_{addr} = 0}{(AL) \leftarrow (PORT)}$

is Content of port with address 0009_H moved to AL register

In indirect port addressing mode, the instruction will specify the name of the register which holds

Group IV: Relative Addressing mode

- 1. Register Addressing
- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- 10. Indirect I/O port Addressing
- 11. Relative Addressing
- 12. Implied Addressing



In this addressing mode, the effective address of a program instruction is specified relative to Instruction Pointer (IP) by an 8-bit signed displacement.

Example: JZ OAH

Operations:

$$000A_H \leftarrow 0A_H$$
 (sign extend)

If
$$ZF = 1$$
, then

$$EA = (IP) + OOOA_{H}$$


$$BA = (CS) \times 16_{10}$$

$$MA = BA + EA$$

If ZF = 1, then the program control jumps to new address calculated above.

If ZF = 0, then next instruction of the program is executed.

- 1. Register Addressing
- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- 10. Indirect I/O port Addressing
- 11. Relative Addressing
- 12. Implied Addressing



Instructions using this mode have no operands. The instruction itself will specify the data to be operated by the instruction.

Example: CLC

This clears the carry flag to zero.



8086 supports 6 types of instructions.

- 1. Data Transfer Instructions
- 2. Arithmetic Instructions
- 3. Logical Instructions
- 4. String manipulation Instructions
- 5. Process Control Instructions
- 6. Control Transfer Instructions

1. Data Transfer Instructions

Instructions that are used to transfer data/ address in to registers, memory locations and I/O ports.

Generally involve two operands: Source operand and Destination operand of the same size.

Source: Register or a memory location or an immediate data Destination: Register or a memory location.

The size should be a either a byte or a word.

A 8-bit data can only be moved to 8-bit register/ memory and a 16-bit data can be moved to 16-bit register/ memory.

1. Data Transfer Instructions

Mnemonics: MOV, XCHG, PUSH, POP, IN, OUT ...

MOV reg2/ mem, reg1/ mem

MOV reg2, reg1 $(reg2) \leftarrow (reg1)$ MOV mem, reg1 $(mem) \leftarrow (reg1)$ MOV reg2, mem $(reg2) \leftarrow (mem)$

MOV reg/ mem, data

MOV reg, data $(reg) \leftarrow data$ MOV mem, data $(mem) \leftarrow data$

XCHG reg2/ mem, reg1

XCHG reg2, reg1 $(reg2) \leftrightarrow (reg1)$ XCHG mem, reg1 $(mem) \leftrightarrow (reg1)$

1. Data Transfer Instructions

Mnemonics: MOV, XCHG, PUSH, POP, IN, OUT ...

PUSH reg16/ mem

PUSH reg16

$$(SP) \leftarrow (SP) - 2$$

 $MA_S = (SS) \times 16_{10} + SP$
 $(MA_S; MA_S + 1) \leftarrow (reg16)$

PUSH mem

$$(SP) \leftarrow (SP) - 2$$
 $MA_S = (SS) \times 16_{10} + SP$
 $(MA_S; MA_S + 1) \leftarrow (mem)$

POP reg16/ mem

POP reg16

MA_S = (SS) x
$$16_{10}$$
 + SP
(reg16) \leftarrow (MA_S; MA_S + 1)
(SP) \leftarrow (SP) + 2

POP mem

MA_S = (SS) x
$$16_{10}$$
 + SP
(mem) \leftarrow (MA_S; MA_S + 1)
(SP) \leftarrow (SP) + 2

1. Data Transfer Instructions

Mnemonics: MOV, XCHG, PUSH, POP, IN, OUT ...

IN A, [DX]		OUT [DX], A	
IN AL, [DX]	$PORT_{addr} = (DX)$ (AL) \leftarrow (PORT)	OUT [DX], AL	$PORT_{addr} = (DX)$ ($PORT$) \leftarrow (AL)
IN AX, [DX]	$PORT_{addr} = (DX)$ $(AX) \leftarrow (PORT)$	OUT [DX], AX	$PORT_{addr} = (DX)$ $(PORT) \leftarrow (AX)$
IN A, addr8		OUT addr8, A	
IN AL, addr8	(AL) ← (addr8)	OUT addr8, AL	(addr8) ← (AL)
IN AX, addr8	(AX) ← (addr8)	OUT addr8, AX	$(addr8) \leftarrow (AX)$

2. Arithmetic Instructions

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

ADD reg2/ mem, reg1/mem

ADC reg2, reg1 ADC reg2, mem

ADC mem, reg1

 $(reg2) \leftarrow (reg1) + (reg2)$

 $(reg2) \leftarrow (reg2) + (mem)$

 $(mem) \leftarrow (mem) + (reg1)$

ADD reg/mem, data

ADD reg, data ADD mem, data $(reg) \leftarrow (reg) + data$ $(mem) \leftarrow (mem) + data$

ADD A, data

ADD AL, data8 ADD AX, data16

$$(AL) \leftarrow (AL) + data8$$

 $(AX) \leftarrow (AX) + data16$

2. Arithmetic Instructions

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

ADC reg2/ mem, reg1/mem

ADC reg2, reg1 ADC reg2, mem ADC mem, reg1 $(reg2) \leftarrow (reg1) + (reg2) + CF$ $(reg2) \leftarrow (reg2) + (mem) + CF$ $(mem) \leftarrow (mem) + (reg1) + CF$

ADC reg/mem, data

ADC reg, data ADC mem, data (reg) ← (reg) + data+CF
(mem) ← (mem) + data+CF

ADC A, data

ADC AL, data8 ADC AX, data16

$$(AL) \leftarrow (AL) + data8 + CF$$

 $(AX) \leftarrow (AX) + data16 + CF$

2. Arithmetic Instructions

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

SUB reg2/ mem, reg1/mem

SUB reg2, reg1 SUB reg2, mem SUB mem, reg1 $(reg2) \leftarrow (reg1) - (reg2)$ $(reg2) \leftarrow (reg2) - (mem)$ $(mem) \leftarrow (mem) - (reg1)$

SUB reg/mem, data

SUB reg, data SUB mem, data $(reg) \leftarrow (reg) - data$ $(mem) \leftarrow (mem) - data$

SUB A, data

SUB AL, data8 SUB AX, data16

$$(AL) \leftarrow (AL)$$
 - data8 $(AX) \leftarrow (AX)$ - data16

2. Arithmetic Instructions

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

SBB reg2/ mem, reg1/mem

SBB reg2, reg1 SBB reg2, mem

SBB mem, reg1

 $(reg2) \leftarrow (reg1) - (reg2) - CF$

 $(reg2) \leftarrow (reg2) - (mem) - CF$

 $(mem) \leftarrow (mem) - (reg1) - CF$

SBB reg/mem, data

SBB reg, data SBB mem, data

 $(reg) \leftarrow (reg) - data - CF$ $(mem) \leftarrow (mem) - data - CF$

SBB A, data

SBB AL, data8 SBB AX, data16

2. Arithmetic Instructions

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

INC reg/ mem

INC reg8
$$(reg8) \leftarrow (reg8) + 1$$

INC reg16
$$(reg16) \leftarrow (reg16) + 1$$

INC mem
$$(mem) \leftarrow (mem) + 1$$

DEC reg/ mem

DEC reg8
$$(reg8) \leftarrow (reg8) - 1$$

DEC reg16
$$(reg16) \leftarrow (reg16) - 1$$

DEC mem
$$(mem) \leftarrow (mem) - 1$$

2. Arithmetic Instructions

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

MUL reg/ mem

MUL reg For byte: $(AX) \leftarrow (AL) \times (reg8)$

For word : (DX)(AX) ← (AX) x (reg16)

MUL mem For byte: $(AX) \leftarrow (AL) \times (mem8)$

For word: (DX)(AX) ← (AX) x (mem16)

IMUL reg/ mem

IMUL reg For byte: $(AX) \leftarrow (AL) \times (reg8)$

<u>For word</u>: (DX)(AX) \leftarrow (AX) x (reg16)

IMUL mem For byte: $(AX) \leftarrow (AX) \times (mem8)$

<u>For word</u>: $(DX)(AX) \leftarrow (AX) \times (mem16)$

Signed Multiply (imul)

Imul

```
The following instructions perform 8-bit signed multiplication of (-4 \times 4), producing -16 in AX: mov al, -4 mov bl, 4 imul bl; AX = FFF0h, OF = 0
```

Imul

```
The following instructions perform 8-bit signed multiplication of (-4 \times 4), producing -16 in AX: mov al, -4 mov bl, 4 imul bl; AX = FFF0h, OF = 0
```

2. Arithmetic Instructions

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

DIV reg/ mem

DIV reg For 16-bit :- 8-bit :

 $(AL) \leftarrow (AX) :- (reg8)$ Quotient

(AH) ← (AX) MOD(reg8) Remainder

For 32-bit :- 16-bit :

 $(AX) \leftarrow (DX)(AX) :- (reg16)$ Quotient

 $(DX) \leftarrow (DX)(AX) MOD(reg16) Remainder$

DIV mem For 16-bit :- 8-bit :

 $(AL) \leftarrow (AX) := (mem8)$ Quotient

 $(AH) \leftarrow (AX) MOD(mem8) Remainder$

For 32-bit :- 16-bit :

 $(AX) \leftarrow (DX)(AX) :- (mem16)$ Quotient

 $(DX) \leftarrow (DX)(AX) MOD(mem16) Remainder$

2. Arithmetic Instructions

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

IDIV reg/ mem

IDIV reg For 16-bit :- 8-bit :

 $(AL) \leftarrow (AX) :- (reg8)$ Quotient

(AH) ← (AX) MOD(reg8) Remainder

For 32-bit :- 16-bit :

 $(AX) \leftarrow (DX)(AX) :- (reg16)$ Quotient

 $(DX) \leftarrow (DX)(AX) MOD(reg16) Remainder$

IDIV mem For 16-bit :- 8-bit :

 $(AL) \leftarrow (AX) := (mem8)$ Quotient

 $(AH) \leftarrow (AX) MOD(mem8) Remainder$

For 32-bit :- 16-bit :

 $(AX) \leftarrow (DX)(AX) :- (mem16)$ Quotient

 $(DX) \leftarrow (DX)(AX) MOD(mem16) Remainder$

2. Arithmetic Instructions

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

CMP reg2/mem, reg1/ mem

```
CMP reg2, reg1  \begin{tabular}{l} Modify flags \leftarrow (reg2) - (reg1) \\ If (reg2) > (reg1) then CF=0, ZF=0, SF=0 \\ If (reg2) < (reg1) then CF=1, ZF=0, SF=1 \\ If (reg2) = (reg1) then CF=0, ZF=1, SF=0 \\ \hline \\ CMP reg2, mem \\ Modify flags \leftarrow (reg2) - (mem) \\ If (reg2) > (mem) then CF=0, ZF=0, SF=0 \\ If (reg2) < (mem) then CF=1, ZF=0, SF=1 \\ If (reg2) = (mem) then CF=0, ZF=1, SF=0 \\ \hline \\ CMP mem, reg1 \\ Modify flags \leftarrow (mem) - (reg1) \\ \hline \\ If (mem) > (reg1) then CF=0, ZF=0, SF=0 \\ If (mem) < (reg1) then CF=1, ZF=0, SF=1 \\ If (mem) = (reg1) then CF=0, ZF=1, SF=0 \\ \hline \\ \end{tabular}
```

2. Arithmetic Instructions

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

CMP reg/mem, data

CMP reg, data $Modify flags \leftarrow (reg) - (data)$

If (reg) > data then CF=0, ZF=0, SF=0

If (reg) < data then CF=1, ZF=0, SF=1

If (reg) = data then CF=0, ZF=1, SF=0

CMP mem, data $Modify flags \leftarrow (mem) - (mem)$

If (mem) > data then CF=0, ZF=0, SF=0

If (mem) < data then CF=1, ZF=0, SF=1

If (mem) = data then CF=0, ZF=1, SF=0

2. Arithmetic Instructions

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

CMP A, data

CMP AL, data8 Modify flags ← (AL) – data8

If (AL) > data8 then CF=0, ZF=0, SF=0

If (AL) < data8 then CF=1, ZF=0, SF=1

If (AL) = data8 then CF=0, ZF=1, SF=0

CMP AX, data16 Modify flags \leftarrow (AX) – data16

If (AX) > data16 then CF=0, ZF=0, SF=0

If (mem) < data16 then CF=1, ZF=0, SF=1

If (mem) = data16 then CF=0, ZF=1, SF=0

3. Logical Instructions

Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...

AND A, data

AND AL, data8

 $(AL) \leftarrow (AL) \& data8$

AND AX, data16

 $(AX) \leftarrow (AX) \& data16$

AND reg/mem, data

AND reg, data

 $(reg) \leftarrow (reg) \& data$

AND mem, data

 $(mem) \leftarrow (mem) \& data$

3. Logical Instructions

Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...

OR reg2/mem, reg1/mem OR reg2, reg1	(reg2) ← (reg2) (reg1)
OR reg2, mem	$(reg2) \leftarrow (reg2) \mid (mem)$
OR mem, reg1	(mem) ← (mem) (reg1)

OR reg/mem, data	
OR reg, data	$(reg) \leftarrow (reg) \mid data$
OR mem, data	(mem) ← (mem) data
1	

·	
OR A, data	
OR AL, data8	$(AL) \leftarrow (AL) \mid data8$
OR AX, data16	$(AX) \leftarrow (AX) \mid data16$

3. Logical Instructions

Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...

XOR	reg2/mem,	reg1/mem

XOR reg2, reg1

XOR reg2, mem

XOR mem, reg1

$$(reg2) \leftarrow (reg2) \land (reg1)$$

$$(reg2) \leftarrow (reg2) \land (mem)$$

 $(mem) \leftarrow (mem) \land (reg1)$

XOR reg, data

XOR mem, data

$$(reg) \leftarrow (reg) \wedge data$$

 $(mem) \leftarrow (mem) ^ data$

XOR AL, data8

XOR AX, data16

$$(AL) \leftarrow (AL) \wedge data8$$

$$(AX) \leftarrow (AX) \land data16$$

3. Logical Instructions

Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...

TEST reg2/mem, reg1/mem	
TEST reg2, reg1	Modify flags \leftarrow (reg2) & (reg1)
TEST reg2, mem	Modify flags ← (reg2) & (mem)
TEST mem, reg1	Modify flags ← (mem) & (reg1)
· · · · · · · · · · · · · · · · · · ·	

,
Modify flags ← (reg) & data
Modify flags ← (mem) & data

TEST A, data	
TEST AL, data8	Modify flags ← (AL) & data8
TEST AX, data16	Modify flags ← (AX) & data16

3. Logical Instructions

Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...

SHR reg/mem $CF \leftarrow B_{LSD} : B_n \leftarrow B_{n+1} : B_{MSD} \leftarrow 0$ SHR reg reg8/mem8 **MSD** LSD i) SHR reg, 1 $0 \rightarrow |B_{-}| B_{6} |B_{5}| B_{4} |B_{3}| B_{2} |B_{6}| B_{6}$ ii) SHR reg, CL SHR mem reg 16/mem 16 LSD MSD i) SHR mem, 1 ii) SHR mem, CL

3. Logical Instructions


Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...

SHL reg/mem or SAL reg/mem
SHL reg or SAL reg

- i) SHL reg, 1 or SAL reg, 1
- ii) SHL reg, CL or SAL reg, CL

SHL mem or SAL mem

- i) SHL mem, 1 or SAL mem, 1
- ii) SHL mem, CL or SAL mem, CL



3. Logical Instructions

Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...

RCR reg/mem $B_n \leftarrow B_{n-1}; B_{MSD} \leftarrow CF; CF \leftarrow B_{LSD}$ RCR reg reg8/mem8 MSD 🕊 LSD i) RCR reg, 1 $\mathbf{B}_{1} \mid \mathbf{B}_{6} \mid \mathbf{B}_{5} \mid \mathbf{B}_{4} \mid \mathbf{B}_{1} \mid \mathbf{B}_{2} \mid \mathbf{B}_{1} \mid \mathbf{B}_{0}$ ii) RCR reg, CL RCR mem - reg 16/ mem 16 MSD 🕊 LSD i) RCR mem, 1 ii) RCR mem, CL

3. Logical Instructions

Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...

ROL reg/mem $B_{n+1} \leftarrow B_n : CF \leftarrow B_{MSD} : B_{LSD} \leftarrow B_{MSD}$ ROL reg i) ROL reg. 1 MSD reg8/mem8 $\left| CF \right| \left| B_{n} \right| B_{n} \left| B_{s} \right| B_{s} \left| B_{s} \right| B_{s} \left| B_{s} \right| B_{n}$ ii) ROL reg, CL ROL mem MSD reg 16 mem 16 i) ROL mem, 1 ii) ROL mem, CL

4. String Manipulation Instructions

String : Sequence of bytes or words
8086 instruction set includes instruction for string movement, comparison, scan, load and store.
REP instruction prefix : used to repeat execution of string instructions
String instructions end with S or SB or SW. S represents string, SB string byte and SW string word.
Offset or effective address of the source operand is stored in SI register and that of the destination operand is stored in DI register.
Depending on the status of DF, SI and DI registers are automatically updated.
DF = $0 \Rightarrow$ SI and DI are incremented by 1 for byte and 2 for word.
DF = 1 \Rightarrow SI and DI are decremented by 1 for byte and 2 for word.

4. String Manipulation Instructions

Mnemonics: REP, MOVS, CMPS, SCAS, LODS, STOS

REP

REPZ/ REPE

(Repeat CMPS or SCAS until ZF = 0)

While $CX \neq 0$ and ZF = 1, repeat execution of string instruction and

 $(CX) \leftarrow (CX) - 1$

REPNZ/ REPNE

(Repeat CMPS or SCAS until ZF = 1)

While CX ≠ 0 and ZF = 0, repeat execution of

string instruction and

 $(CX) \leftarrow (CX) - 1$

4. String Manipulation Instructions

Mnemonics: REP, MOVS, CMPS, SCAS, LODS, STOS

MOVS

MOVSB

$$MA = (DS) \times 16_{10} + (SI)$$

 $MA_F = (ES) \times 16_{10} + (DI)$

$$(MA_F) \leftarrow (MA)$$

If DF = 0, then (DI)
$$\leftarrow$$
 (DI) + 1; (SI) \leftarrow (SI) + 1
If DF = 1, then (DI) \leftarrow (DI) - 1; (SI) \leftarrow (SI) - 1

MOVSW

$$MA = (DS) \times 16_{10} + (SI)$$

 $MA_F = (ES) \times 16_{10} + (DI)$

$$(MA_E; MA_E + 1) \leftarrow (MA; MA + 1)$$

If DF = 0, then (DI)
$$\leftarrow$$
 (DI) + 2; (SI) \leftarrow (SI) + 2
If DF = 1, then (DI) \leftarrow (DI) - 2; (SI) \leftarrow (SI) - 2

4. String Manipulation Instructions

Mnemonics: REP, MOVS, CMPS, SCAS, LODS, STOS

Compare two string byte or string word

CMPS

CMPSB

$$MA = (DS) \times 16_{10} + (SI)$$

 $MA_E = (ES) \times 16_{10} + (DI)$

Modify flags \leftarrow (MA) - (MA_E)

CMPSW

If
$$(MA) > (MA_E)$$
, then $CF = 0$; $ZF = 0$; $SF = 0$
If $(MA) < (MA_E)$, then $CF = 1$; $ZF = 0$; $SF = 1$
If $(MA) = (MA_E)$, then $CF = 0$; $ZF = 1$; $SF = 0$

For byte operation

If DF = 0, then (DI)
$$\leftarrow$$
 (DI) + 1; (SI) \leftarrow (SI) + 1
If DF = 1, then (DI) \leftarrow (DI) - 1; (SI) \leftarrow (SI) - 1

For word operation

If DF = 0, then (DI)
$$\leftarrow$$
 (DI) + 2; (SI) \leftarrow (SI) + 2
If DF = 1, then (DI) \leftarrow (DI) - 2; (SI) \leftarrow (SI) - 2

4. String Manipulation Instructions

Mnemonics: REP, MOVS, CMPS, SCAS, LODS, STOS

Scan (compare) a string byte or word with accumulator

SCAS

SCASB

$$MA_E = (ES) \times 16_{10} + (DI)$$

Modify flags $\leftarrow (AL) - (MA_E)$

If (AL) >
$$(MA_E)$$
, then CF = 0; ZF = 0; SF = 0
If (AL) < (MA_E) , then CF = 1; ZF = 0; SF = 1
If (AL) = (MA_E) , then CF = 0; ZF = 1; SF = 0

If DF = 0, then (DI)
$$\leftarrow$$
 (DI) + 1
If DF = 1, then (DI) \leftarrow (DI) - 1

SCASW

$$MA_E = (ES) \times 16_{10} + (DI)$$

Modify flags $\leftarrow (AL) - (MA_E)$

If
$$(AX) > (MA_E; MA_E + 1)$$
, then $CF = 0$; $ZF = 0$; $SF = 0$
If $(AX) < (MA_E; MA_E + 1)$, then $CF = 1$; $ZF = 0$; $SF = 1$
If $(AX) = (MA_E; MA_E + 1)$, then $CF = 0$; $ZF = 1$; $SF = 0$

If DF = 0, then (DI)
$$\leftarrow$$
 (DI) + 2
If DF = 1, then (DI) \leftarrow (DI) - 2

4. String Manipulation Instructions

Mnemonics: REP, MOVS, CMPS, SCAS, LODS, STOS

Load string byte in to AL or string word in to AX

LODS

LODSB
$$MA = (DS) \times 16_{10} + (SI)$$
$$(AL) \leftarrow (MA)$$

If DF = 0, then
$$(SI) \leftarrow (SI) + 1$$

If DF = 1, then $(SI) \leftarrow (SI) - 1$

LODSW
$$MA = (DS) \times 16_{10} + (SI)$$
$$(AX) \leftarrow (MA; MA + 1)$$

If DF = 0, then
$$(SI) \leftarrow (SI) + 2$$

If DF = 1, then $(SI) \leftarrow (SI) - 2$

Example: Convert all string characters to upper case using load and store string instructions.

```
MOV SI, offset Array
MOV DI, SI MOV CX, 100; Array length
MOV AX, DS
MOV ES, AX
CLD
Next: LODSB
OR AL, 20H; convert to upper case
STOSB
LOOP Next
```

4. String Manipulation Instructions

Mnemonics: REP, MOVS, CMPS, SCAS, LODS, STOS

Store byte from AL or word from AX in to string

STOS

STOSB $MA_{E} = (ES) \times 16_{10} + (DI)$ $(MA_{F}) \leftarrow (AL)$

If DF = 0, then (DI) \leftarrow (DI) + 1 If DF = 1, then (DI) \leftarrow (DI) - 1

STOSW $MA_E = (ES) \times 16_{10} + (DI)$ $(MA_E; MA_E + 1) \leftarrow (AX)$

If DF = 0, then (DI) \leftarrow (DI) + 2 If DF = 1, then (DI) \leftarrow (DI) - 2

LEA DI, Array2 ; Starting address of Destination LEA SI, Arrayl ; Starting address of Source MOV CX, 100 ; Number of elements = 100 Next: MOV AL, [SI] ; AL <== [SI] MOV [DI], AL ; [DI] <== AL ; SI + 1 INC SI ; DI + 1 INC DI LOOP Next ; Next element Example: Copy 100 bytes from Array1 to Array2, using MOVSB instruction. LEA DI, Array2 ; Starting address of Destination LEA SI, Arrayl ; Starting address of Source MOV CX, 100 ; Number of elements = 100 PUSH DS POP ES : make ES=DS CLD ; set SI and DI to auto-increment next: MOVSB LOOP next

Example: Copy 100 bytes from Array1 to Array2, using the MOV instruction.

5. Processor Control Instructions

Mnemonics Explanation

STC Set CF ← 1

CLC Clear CF \leftarrow 0

CMC Complement carry $CF \leftarrow CF'$

STD Set direction flag DF \leftarrow 1

CLD Clear direction flag DF \leftarrow 0

STI Set interrupt enable flag IF ← 1

CLI Clear interrupt enable flag $IF \leftarrow 0$

NOP No operation

HLT Halt after interrupt is set

WAIT Wait for TEST pin active

ESC opcode mem/ reg Used to pass instruction to a coprocessor

which shares the address and data bus

with the 8086

LOCK Lock bus during next instruction

6. Control Transfer Instructions

- Transfer the control to a specific destination or target instruction
- Do not affect flags
- 8086 Unconditional transfers

Mnemonics Explanation

CALL reg/ mem/ disp16 Call subroutine

RET Return from subroutine

JMP reg/ mem/ disp8/ disp16 Unconditional jump

6. Control Transfer Instructions

■ 8086 signed conditional branch instructions

■ 8086 unsigned conditional branch instructions

- Checks flags
- If conditions are true, the program control is transferred to the new memory location in the same segment by modifying the content of IP

6. Control Transfer Instructions

□ 8086 signed conditional branch instructions		8086 unsigned conditional branch instructions	
Name	Alternate name	Name	Alternate name
JE disp8 Jump if equal	JZ disp8 Jump if result is 0	JE disp8 Jump if equal	JZ disp8 Jump if result is 0
JNE disp8 Jump if not equal	JNZ disp8 Jump if not zero	JNE disp8 Jump if not equal	JNZ disp8 Jump if not zero
JG disp8 Jump if greater	JNLE disp8 Jump if not less or equal	JA disp8 Jump if above	JNBE disp8 Jump if not below or equal
JGE disp8 Jump if greater than or equal	JNL disp8 Jump if not less	JAE disp8 Jump if above or equal	JNB disp8 Jump if not below
JL disp8 Jump if less than	JNGE disp8 Jump if not greater than or equal	JB disp8 Jump if below	JNAE disp8 Jump if not above or equal
JLE disp8 Jump if less than or equal	JNG disp8 Jump if not greater	JBE disp8 Jump if below or equal	JNA disp8 Jump if not above

6. Control Transfer Instructions

Jump if result is not zero, i.e, Z = 1

■ 8086 conditional branch instructions affecting individual flags

Mnemonics	Explanation
JC disp8	Jump if CF = 1
JNC disp8	Jump if CF = 0
JP disp8	Jump if PF = 1
JNP disp8	Jump if PF = 0
JO disp8	Jump if OF = 1
JNO disp8	Jump if OF = 0
JS disp8	Jump if SF = 1
JNS disp8	Jump if SF = 0
JZ disp8	Jump if result is zero, i.e, Z = 1

JNZ disp8