The given system can separate the program into codo 1) and data . To share the programs among different Wers, two read only base-limit register pains are provided: One for instructions, one for data.

A dvantages

Data sharing is easier between threads which need same data

For eg. Only one copy of an editor or a compiler needs to be kept in the mornory, and this code can be shared by all processes needing access to the editor on compiler code.

2) Protoction of code against erroneous modification.

<u> Visaduantages</u>

- 1) The only disadvantage is that code and data must be separated, which is usually adhered to in a compiler - generated code
 - 2) It is more expensive to create such a CPU because it would contain more registers.

2) Usees can share code and data by allowing two entries in a prage table to point to the same brame in momeny.

Consider the bollowing situation,

There are two users that share a large amount of data. It two entries in the page table point to that same data in physical memory, then we need not create a copy of that data in the physical memory for the second user. Both users can access the same data with the above scheme.

Updating a byte on one page implies that the byte in physical memory is also modified. Hence, this change will take effect on the other page as well. This could cause a problem if the shared data was supposed to be a problem if the shared data was supposed to be separate. This is similar to copy-on-write in linux.

Honce, advantage is to avoid deep and expressive Copies as long as it is possible. Changing a byte would know copying entire frame.

Remand paging is like simple paging and swapping all rolled up unto one. We consider the page to be the until of I/O. Instead of swapping all of the pages at once, when a context-switch occurs, we defer loading once, when a context-switch occurs, we defer loading or storing any page until it becomes absolutely recessing or storing any page until it becomes absolutely recessing that lies I we attempt to access a wirtual address that lies within a page in memory, we win . If not, this is a page within a page in memory, we win . If not, this is a page within a page in memory, we load the page into fault. When a page fault occurs, we load the page in memory main memory from the backing store. If there isn't enough available main memory to load the page, a page in memory is likely written to the backing store.

At a minimum, demand haging requires hardware to support the logical to physical address translation. Required hardware the logical to physical address translation. Required hardware the logical to physical address translation look-aside buffer to hold page table includes a translation look-aside buffer to hold page table entries. In addition, each page must have an associated entries. In addition, each page must have an associated valid bit. While it is not required, additional lits such valid bit. While it is not required, additional lits such as a disty bit and a reference bit can simplify the as a disty bit and a reference bit can simplify the implementation of the page replacement algorithm.

In addition, it the architecture supports DMA I/O, a lock bit is required.

Finally, the martino must implement retractable instructions, which will complicate CPU design.

4) Crimen,

2n a UNIX system,

Block size = 1024

Each block contains addresses of 120 blocks.

Required, maximum file size.

Maximum file size of system = Summotion of size of all the data blocks whose address belong to the file

For 10 direct address of data block,

Size = 10 x 1024 = 10240 bytes

For 1 singly indirect data block = 128 × 1024 = 131072 bytes

For 1 doubly indirect data block = 128x 128x 1024 = 16777216

For 1 triply indirect data black = 128 x 128 x 128 x 128 x 1024 = 214 7483648 bytes

=> Max file size = 10240+131072+167777216 + 2147483148

= 2103674×1024 Bates

= 2.01 GB

Fiso stands for First In-First Out. Therefore, in this scenario we need to accomposate the incoming segment as soon as a suitable slot is available

- (1) hinearly iterate through the list of segments. Search for the first segment which has enough space to accommodate the incoming segment and replace it.
- (ii) If there is no such segment then,
 - a) It relocation is possible, perform memory rearrangement in such a way that the segments in the beginning that are collectively large enough to accompodate the incoming segment enough to accompodate the incoming segment are contiguous in memory. After this, add any left over space to the free space list.
 - b) But if relocation is not possible, select a combination of segments closest to the beginning of the list such that their memories are contiguous and can accomposate the new segment. If there is any leftoner space, add it to the free space list.

- LRU stands for last recently used. Naturally, we would look for such a segment which wasn't used in a long time as well as July the incoming segment, replace such a segment.
- (i) First, linearly iterate through the segment list, and identify such a segment which was not used the longest as well as can fit the incoming segment. Replace it.
- i) If such a segment is not found,
 - (a) St relocation is prossible, perform memory rearrangement such that the oldest segments are contiquous in memory and replace those with the new segment.
 - (b) otherwise, just select a combination of the oldest contiguous regments such that they are large enough to accompdate the incoming regment.

The degree of multiprogramming is the markenium rumler of 6) process that a single processor system can accomodate efficiently.

Thrashing

Thrashing is a condition or a situation when the system is spending a major portion of its time in servicing the page faults, but the actual processing done is very negligible.

CPU utilisation 13%, DISK utilisation 97%

Disk utilization at 97% is too high while the CPV at 13% is too low this causes thrashing. Processes that are being executed spend much time on the disk in attempts to be paged. The degree of multiprogramming cannot be increased because process nood to be suspended to increase CPU utilization.

- b) (PU utilization 87%, Disk utilization 3% (PU at 87% and disk at 3% means that the CPU is going to cause the bottleneck eventually. Disk is being underwed and increasing the degree of multiprogramming would increasing to degree of multiprogramming would inevitably cause thrashing.
- c) CPU utilization 13%, Risk utilization 3%. (PU and disk space are both very low. The divious answer would be an increase the degree of multiprogramming would increase CPU utilization.

The impact of paging unit significant as there are lesser no. of processes

	Allocated	Max	Need		
P1	6	11	5		
P2	3	5	2		
P3	2	8	6		

Maximum need for the process P1, P2, P3 is 11,5,8 and current allocation is 6,3,2 respectively. Total 13 take drive were present out of which 11 are allocated and left with 2 drivers.

Now PI roods 5, P2 needs 2, P3 needs 6. Only
P2's need can be fulfilled. Now after P2 execute 5
tapes are bree which can fulfill P1's demand after
that P1 will execute.

.: Execution order -> P2, P1, P3

Criven,

Surfaces = 16

Tracks = 128/surface

Sectors = 256 / Track

Data = 512 B/ Sector

: Total capacity =
$$16 \times 128 \times 256 \times 512$$

= $2^{4} \times 2^{7} \times 2^{8} \times 2^{9} = 2$ = $2 = 2 = 2 = 4 \times 515$

: [19 bits] are required to uniquely identify
sectors

(riven)

Disk with Track size = 16384 bytes

Rotation time pertoack = 16ms

=> Transfer rate = 16834/16 = 1024 bytes/ms

Also guien,

Block size = 1024 bytes

Average seek time = 40 ms

Ave sage lateries = 1 x (Total transversal time = 1 x 16 = 2 mg

total time = Avegage lateracy + Average seektime + Transfer

 $= 40 + 8 + \frac{1024}{1024} = 40 + 8 + 1 = 49 \text{ msec}$

10) (ruen,

Page fault service time = 10 ms

Memory Access time = 20 ms

Page fault rate = 1/106 = 106

Effective access time = (Page fault Date) x (Page fault service time

(Hitrate) x (Mem Access time)

Given,

Frame Size=3

Reference staing = 1,2,1,3,7,4,5,6,3,1

Also given,

Oplimal page replacement policy

		1	2	1	. 3	7	, 4	5	U	, 3	1
	Х	X	X	X	3	3	3	3	3	3	3
	X	×	2	2	2	7	4	5	6	61	6
	×	1	1	1	1	1	1	1	1	1	1
l	$\times \times \checkmark \times \times \times \times \times \checkmark$										
	6	6-1		*		/					1

No- of page faults = \$ 7

(riven)

Virtual address size = 32 bit

Physical address size = 36 bit => Physical momory size = 2 bytes

Phys Page Grame sujo = 4KB = 212 bytes

Also given,

offset for page = 12 bits => page size = 212 bytes

:. No de hage tables for processes = 236/212 24 bytes

:. We need 24 bits for third level.

Similarly,

Given offset for 3 od level entry = 9 bits = 2 bytes

:: No. of entries in 2 od level table = 2 of table size

Rage table size = (No. of entries) × (Entry size)

= 29 × 464 tes = 211

:. Not of entries in 2 level table = $\frac{236}{2}! = \frac{25}{2}$ bytes

(Vistual memory = 32 bits)

.. We need 25 bits for second level

Similarly,

No. of entries for 15ther = 236/244 = 25

: We need 25 bits for First level

: 25,25,24

Griven,

An OS uses domand haging.

Also given,

Average Memory access = M units (Hit)
= D units (Miss)

Crivery effective time taken for memory access is X assume 'K's the page fault rate -

Average Momory access = (1-page fault rate) * Mem Access
when no page
fault

page fault rate) × Mem Access
at page
fault

3 X = (1-K) M + KD

X = M-KM+KD => X-M±K(D-M)

K = (X-M)
D-M

Cruien,

A paging ocheme which uses Translation Look-aside Buster.

Also guien,

TLB acess = 10 ms

Main memory access = 50 ns

Hit ratio = 90%

Effective access time = Mit ratio x (TLB Access

Hern Access)

Miss ratiox (TLB Access
+
2 × Mem Access)

 $= 0.9 \times (10 + 50) + 0.1(10 + 100)$ $= 0.9 \times (0.1 \times 110) \Rightarrow 54 + 11 = 65 \text{ ns}$

r

Criven,

Frames = m

Page-reference string = P

Distinct page numbers = n

a)

Lower Bound

This occurs when the best case happens.

i.e) ncmcp

meaning all the pages will be within frames.

2n this case, page baults = 2

Upper Bound

This occurs when the work case happens

i.e) m<n=P

and incidently all the new entries would not be

present in frames => All hage faults