

✓ 011751  
**54/7489**  
**54LS/74LS89** 011749

**64-BIT RANDOM ACCESS MEMORY**  
 (With Open-Collector Outputs)

**DESCRIPTION** — The '89 a high speed, low power 64-bit Random Access Memory organized as a 16-word by 4-bit array. Address inputs are buffered to minimize loading, and addresses are fully decoded on-chip. Outputs are open-collector type and are in the off (HIGH) state when both the Chip Select (CS) and Write Enable (WE) are HIGH. For all other combinations of CS and WE the outputs are active, presenting the complement of either the stored data (READ mode) or the information present on the D inputs.

- OPEN-COLLECTOR OUTPUTS FOR WIRED-AND APPLICATIONS
- BUFFERED INPUTS MINIMIZE LOADING
- ADDRESS DECODING ON-CHIP
- DIODE CLAMPED INPUTS MINIMIZE RINGING

**ORDERING CODE:** See Section 9


<b>PKGS</b>	<b>PIN OUT</b>	<b>COMMERCIAL GRADE</b>	<b>MILITARY GRADE</b>	<b>PKG TYPE</b>
		Vcc = +5.0 V ±5%, TA = 0°C to +70°C	Vcc = +5.0 V ±10%, TA = -55°C to +125°C	
Plastic DIP (P)	A	7489PC, 74LS89PC		9B
Ceramic DIP (D)	A	7489DC, 74LS89DC	5489DM, 54LS89DM	7B
Flatpak (F)	A	7489FC, 74LS89FC	5489FM, 54LS89FM	4L

**INPUT LOADING/FAN-OUT:** See Section 3 for U.L. definitions


<b>PIN NAMES</b>	<b>DESCRIPTION</b>	<b>54/74 (U.L.) HIGH/LOW</b>	<b>54/74LS (U.L.) HIGH/LOW</b>
A <sub>0</sub> — A <sub>3</sub>	Address Inputs	1.0/1.0	0.5/0.013
CS	Chip Select Input (Active LOW)	1.0/1.0	0.5/0.013
WE	Write Enable Input (Active LOW)	1.0/1.0	0.5/0.013
D <sub>1</sub> — D <sub>4</sub>	Data Inputs	1.0/1.0	0.5/0.013
Ø <sub>1</sub> — Ø <sub>4</sub>	Inverted Data Outputs	OC*/7.5	OC*/10 (5.0)

\*OC — Open Collector

**CONNECTION DIAGRAM**  
**PINOUT A**



**LOGIC SYMBOL**



Vcc = Pin 16  
 GND = Pin 8

IMAGE UNAVAILABLE

**DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE** (unless otherwise specified)

<b>SYMBOL</b>	<b>PARAMETER</b>	<b>54/74</b>		<b>54/74LS</b>		<b>UNITS</b>	<b>CONDITIONS</b>		
		Min	Max	Min	Max				
$I_{OH}$	Output HIGH Current	20	20	$\mu A$			$V_{CC} = \text{Min}, V_{OH} = 5.5 \text{ V}$		
$V_{OL}$	Output LOW Voltage  <table border="1" style="margin-left: 100px; margin-top: -20px;"><tr><td>XM, XC</td></tr><tr><td>XC</td></tr></table>	XM, XC	XC	0.4				V	$I_{OL} = 12 \text{ mA}$
XM, XC									
XC									
0.45		0.4		V	$I_{OL} = 16 \text{ mA}$				
		0.5		V	$I_{OL} = 8.0 \text{ mA}$				
$I_{CC}$	Power Supply Current	105	40	$\text{mA}$			$V_{CC} = \text{Min}, CS = \text{Gnd}$		
							$V_{CC} = \text{Min}$		
$C_O$	Off-State Output Capacitance	4.0*	4.0*	$\text{pF}$			$V_O = 2.4 \text{ V}, f = 1 \text{ MHz}$		

**AC CHARACTERISTICS:**  $V_{CC} = +5.0 \text{ V}$ ,  $T_A = +25^\circ\text{C}$  (See Section 3 for waveforms and load configurations)

<b>SYMBOL</b>	<b>PARAMETER</b>	<b>54/74</b>		<b>54/74LS</b>		<b>UNITS</b>	<b>CONDITIONS</b>
		$C_L = 30 \text{ pF}$	$R_L = 300 \Omega$	$C_L = 15 \text{ pF}$	$R_L = 2 \text{ k}\Omega$		
		Min	Max	Min	Max		
$t_{PLH}$	Propagation Delay $\bar{CS}$ to $\bar{O}_n$	50	10*			ns	Figs. 3-2, 3-5 '89 has 600 $\Omega$ to Gnd
$t_{PHL}$	Propagation Delay $A_n$ to $\bar{O}_n$	50	10*			ns	Figs. 3-2, 3-20 '89 has 600 $\Omega$ to Gnd
$t_{rec}$	Recovery Time $\bar{WE}$ to $\bar{O}_n$	70	30*			ns	Figs. 3-2, 3-4, 3-5 '89 has 600 $\Omega$ to Gnd

**AC OPERATING REQUIREMENTS:**  $V_{CC} = +5.0 \text{ V}$ ,  $T_A = +25^\circ\text{C}$ 

<b>SYMBOL</b>	<b>PARAMETER</b>	<b>54/74</b>		<b>54/74LS</b>		<b>UNITS</b>	<b>CONDITIONS</b>
		Min	Max	Min	Max		
$t_s(H)$	Setup Time HIGH or LOW	40		25*			
$t_s(L)$	$D_n$ to $\bar{WE}$	40		25*		ns	Fig. 3-13
$t_s(H)$	Setup Time HIGH or LOW	0		10*			
$t_s(L)$	$A_n$ to $\bar{WE}$	0		10*		ns	Fig. 3-21
$t_h(H)$	Hold Time HIGH or LOW	5.0		0*			
$t_h(L)$	$D_n$ or $A_n$ to $\bar{WE}$	5.0		0*		ns	Figs. 3-13, 3-21
$t_w(L)$	$\bar{WE}$ Pulse Width LOW	40		25*		ns	Fig. 3-21

\*Typical Value