



Sequential Logic Design
Register file, Multi-function Register, FSM, Controller

Register Transfer Level Design Description





ALU Example:

- Design using ALU is elegant and efficient






Register File

- Instead, want component that has one data input and one data output, and allows us to specify which internal register to write and which to read





Register File Timing Diagram


- Can write one register and read one register each clock cycle
 - May be same register




Register File -size



16x32




64x64





ALU Example:


- Design using ALU is elegant and efficient




Register File with Two Ports



ALU Example:



- Design using ALU is elegant and efficient





Multifunction Registers

- Many registers have multiple functions
 - Load, shift, clear (load all 0s)
 - And retain present value, of course
- Easily designed using muxes
 - Just connect each mux input to achieve desired function



Functions:

s1	s0	Operation
0	0	Maintain present value
0	1	Parallel load
1	0	Shift right
1	1	(unused - let's load 0s)



Multifunction Registers

s1	s0	Operation
0	0	Maintain present value
0	1	Parallel load
1	0	Shift right
1	1	Shift left




Multifunction Registers with Separate Control Inputs

Id	shr	shl	Operation
0	0	0	Maintain present value
0	0	1	Shift left
0	1	0	Shift right
0	1	1	Shift right – shr has priority over shl
1	0	0	Parallel load
1	0	1	Parallel load – Id has priority
1	1	0	Parallel load – Id has priority
1	1	1	Parallel load – Id has priority

Truth table for combinational circuit

Inputs			Outputs		Note Operation
Id	shr	shl	s	s0	
0	0	0	0	0	Maintain value
0	0	1	1	1	Shift left
0	1	0	1	0	Shift right
0	1	1	1	0	Shift right
1	0	0	0	1	Parallel load
1	0	1	0	1	Parallel load
1	1	0	0	1	Parallel load
1	1	1	0	1	Parallel load



combi
nationa
circuit

$$s_1 = \text{id}' * \text{shr}' * \text{shl} + \text{id}' * \text{shr} * \text{shl}' + \text{id}' * \text{shr} * \text{shl}$$

$$s_0 = \text{id}' * \text{shr}' * \text{shl} + \text{id}$$

a

Register Operation Table

- Register operations typically shown using compact version of table
 - X means same operation whether value is 0 or 1
 - One X expands to two rows
 - Two Xs expand to four rows
 - Put highest priority control input on left to make reduced table simple

Inputs			Outputs		N te Operation	Op ratio		
Id	sh	sh	s	s		Id	sh	sh
0	0	0	0	0	Maintain value	0	0	0
0	0	1	1	1	Shift left	0	0	1
0	1	0	1	0	Shift right	0	1	X
0	1	1	1	0	Shift right	1	X	X
1	0	0	0	1	Parallel load			
1	0	1	0	1	Parallel load			
1	1	0	0	1	Parallel load			
1	1	1	0	1	Parallel load			

Register Design Process

- Can design register with desired operations using simple four-step process

TABLE 4.1 Four-step process for designing a multifunction register.

Step	Description
1. <i>Determine mux size</i>	Count the number of operations (don't forget the maintain present value operation!) and add in front of each flip-flop a mux with at least that number of inputs.
2. <i>Create mux operation table</i>	Create an operation table defining the desired operation for each possible value of the mux select lines.
3. <i>Connect mux inputs</i>	For each operation, connect the corresponding mux data input to the appropriate external input or flip-flop output (possibly passing through some logic) to achieve the desired operation.
4. <i>Map control lines</i>	Create a truth table that maps external control lines to the internal mux select lines, with appropriate priorities, and then design the logic to achieve that mapping

Register Design Example

- Desired register operations
 - Load, shift left, synchronous clear, synchronous set

Step 1: Determine mux size

5 operations: above, plus maintain present value (don't forget this one!)
 --> **Use 8x1 mux**

Step 2: Create mux operation table

Step 3: Connect mux inputs


Step 4: Map control lines

$$s2 = \text{clr}' * \text{set}$$

$$s1 = \text{clr}' * \text{set}' * \text{ld}' * \text{shl} + \text{clr}$$


$$s0 = \text{clr}' * \text{set}' * \text{ld} + \text{clr}$$

s2	s1	s0	Operation
0	0	0	Maintain present value
0	0	1	Parallel load
0	1	0	Shift left
0	1	1	Synchronous clear
1	0	0	Synchronous set
1	0	1	Maintain present value
1	1	0	Maintain present value
1	1	1	Maintain present value



clr	Inputs				Outputs			Operation
	set	ld	shl		s2	s1	s0	
0	0	0	0		0	0	0	Maintain present value
0	0	0	1		0	1	0	Shift left
0	0	1	X		0	0	1	Parallel
0	1	X	X		1	0	0	Set to all 1s
1	X	X	X		0	1	1	Clear to all 0s

Register Design Example



Step 4: Map control lines


$$s_2 = \text{clr}' * \text{set}$$

$$s_1 = \text{clr}' * \text{set}' * \text{ld}' * \text{shl} + \text{clr}$$

$$s_0 = \text{clr}' * \text{set}' * \text{ld} + \text{clr}$$

clr	Inputs				Outputs			Operation
	set	ld	shl		s2	s1	s0	
0	0	0	0		0	0	0	Maintain present value
0	0	0	1		0	1	0	Shift left
0	0	1	X		0	0	1	Parallel
0	1	X	X		1	0	0	Set to all 1s
1	X	X	X		0	1	1	Clear to all 0s

Finite-State Machines (FSMs) and Controllers



Mealy and Moore machines

- Mealy machines tend to have fewer states
- Mealy machines react faster to inputs
- Moore machines are generally safer to use
 - outputs change at clock edge (always one cycle later)
 - in Mealy machines, input change can cause output change as soon as logic is done

