

Digital Computer

The digital computer is a digital

Q-1

system that performs various computations. The first electronic digital computer, developed in 1940s. Digital computers use the binary number system, which has two digits 0 and 1. A binary digit is called a bit. Information is represented in digital computers in group of bits. By using various coding techniques, group of bits can be made to represent not only binary numbers but also symbols such as letters, decimal digits.


Decimal digits use a base 10 system and binary numbers use base 2 system with two digits: 0 and 1. For example binary number 1001011 represent a quantity that can be converted to a decimal number by multiplying each bit by the base 2 raised to an integer power as follows

$$1 \times 2^6 + 0 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^{-1} = 75$$

A computer system is sometimes subdivided into 2 functional entities: hardware and software. The hardware of computer consists of all the electronic components and devices. Computer software consists of the instructions and data the computer manipulates to perform various tasks. The system software of a computer consists of a collection of programs whose purpose is to make more effective use of the computer.

The hardware of the computer is divided into 3 major parts

1. The central processing unit (CPU)
2. Memory
3. Input-output processor




A computer system is sometimes

CPU contains an arithmetic and logic unit for manipulating data, a number of registers for storing data, control circuits for fetching and executing instructions. The memory contains storage for instructions and data. It is called Random access memory (RAM) because the CPU can access any location within a fixed interval of time. The input-output processor (IOP) contains electronic circuits for communicating and controlling the transfer of information between computer and the outside world.


Sequential Circuits

A sequential circuit is an

interconnection of flip flop-flops and gates. The gates themselves constitute a combinational circuit but when included with the flip-flops, the overall circuit is classified as a sequential circuit.



Ex:



The second equation is derived from the single AND gate whose output is connected to the D input of flip-flop B.

$$D_B = A'x$$

The sequential circuit also has an external output

$$y = Ax' + Bx$$

State table

Present state		Input x	Next state		Output y
A	B		A	B	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
1	0	0	0	0	0
1	0	1	1	0	1
1	1	0	0	0	0
1	1	1	1	1	1


$$\begin{aligned} D_A &= Ax + Bx \\ D_B &= A'x \\ Y &= Ax' + Bx' \end{aligned}$$

The output of OR gate is

connected to the D input of flip-flop A, we write the first input equation as

$$D_A = Ax + Bx$$

Where A and B are the outputs of




State diagram

There is no difference between a state table and state diagram except in the manner of representation. The state table is easier to derive from a given logic diagram and the state diagram follows directly from the state table.


The same clock transition may change the input value. If the input changes to 0, the output becomes 1, but the input remains at 1, the output stays at 0. This information is obtained from the state diagram along the two directed lines emanating from the circle representing state 01.

The most fundamental sequential component are the latch and flip-flop. They store one bit of data and make available to other components. Latches are level triggered flip flops are edge triggered, both have a clock input.



Registers

A register is a group of flip-flops capable of storing one bit of information. An n-bit register has a group of n flip-flops and is capable of storing any binary information of n bits. In addition to the flip-flops, a register may have combinational gates that perform certain data processing tasks. The flip-flop holds the binary information and the gates control when and how new information is transferred into the register. The following figure shows a register constructed with four D flip-flops.



Digital Logic fundamentals

Digital logic is the basis for computer design. Digital logic gates, latches, memories and other components are used to design computer systems, including CPUs/microprocessors. There are two classes of digital logic: combinatorial logic and sequential logic. The output values of a combinatorial logic circuit depend on its current inputs. When input values are changed, the output values will change correspond to the new input values. The current outputs depend solely on the current inputs.

The outputs of a sequential circuit depend on both the current inputs and on previous inputs and outputs of the circuit. The state and inputs also combine to generate new state of the circuit. The same inputs to a sequential circuit may generate different outputs, and different new states.

* Boolean Algebra (logic gates) - 38

A boolean value can be either true or false. It is usually used to represent true and 0 to represent false.

1. AND
2. OR
3. NOT

)

C

16 12 8 4 3 2 1 8 9 8 8
Instruction Addressing and Architecture
Memory modes
RTU and I/O port
Microprocessor
CPU design
Asynchronous transmission
DMA & Interrupts
Virtual memory
Cache memory
Registers
Jabek

(4)

AND

The AND function output is 1 if and only if every input has a value of 1. In expression form the AND of boolean values x and y will be represented as $x \cdot y$, $x \cdot y$ or simply xy .

x	y	xy
0	0	0
0	1	0
1	0	0
1	1	1

OR

The OR function produces an output of 1 if any of its inputs is equal to 1. The logical OR is represented as $x + y$.

x	y	$x+y$
0	0	0
0	1	1
1	0	1
1	1	1

NOT

NOT function operates on a single boolean value. An input of 1 it produces an output of 0. An input of 0 it produces an output of 1.

x	x'
0	1
1	0

NAND, NOR

NAND function outputs on 1 if not all its inputs are 1. The NOR function produces no inputs are equal to 1. These are called universal gates.

x	y	$nand$
0	0	1
0	1	1
1	0	1
1	1	0

x	y	nor
0	0	1
0	1	0
1	0	0
1	1	1



This function is represented by

If two inputs are equal to 1, then NOR if two inputs are equal to 0, then NOR is

x	y	$x \oplus y$
0	0	1
0	1	1
1	0	1
1	1	0



Manipulating Boolean Functions

Boolean Functions

Truth table for the function $x'y' + yz$

x	y	z	$x'y'$	yz	$x'y' + yz$
0	0	0	1	0	0
0	0	1	1	0	0
0	1	0	0	0	0
0	1	1	0	1	1
1	0	0	1	0	1
1	0	1	1	0	1
1	1	0	0	0	0
1	1	1	0	1	1

\equiv

$(x+y')(y+z)$

x	y	z	$x+y'$	$y+z$	$(x+y')(y+z)$
0	0	0	1	0	0
0	0	1	1	1	1
0	1	0	0	1	0
0	1	1	0	1	1
1	0	0	1	0	0
1	0	1	1	1	1
1	1	0	1	1	1
1	1	1	1	1	1

Demorgan's Law

Demorgan's law allows a digital designer to convert an and function to an equivalent or function and vice versa.

$$(ab)' = a' + b'$$

$$(a+b)' = a'b'$$

Karnaugh Map - 4Q

A karnaugh map is set up as a grid and is used to represent the values of a function for different input values. Each cell in the k-map represents a minterm. Each possible set of input values is called a minterm. Consider 3 input karnaugh map and 4 input karnaugh map.

xz	00	01	11	10
0				
1				

yz	00	01	11	10
00				
01				
11				
10				

There are 3 inputs x, y and z and each input can have the value 0 or 1. There are $2^3 = 8$ possible combinations of input value and $2^4 = 16$ possible combinations of input value. In these karnaugh maps that the input values do not follow the linear Gray code ordering 00, 01, 10, 11. Rather, they are ordered 00, 01, 11, 10. This ordering is called the Gray code order. A Gray code is a reflected code whose order depends on the number of bits in its value.

(10) Gray code sequence generation ✓

0	0	0	0	00
1	1	1	1	01
		1	1	001
		0	1	011
			1	010

(a)

0	0	0	0	000
1	1	1	1	001
		1	1	000
		0	1	011
			1	010

(b)

1	1	1	0	110
1	1	0	1	101
1	0	1	1	100
0	1	1	0	011
0	1	0	0	010

(c)

1	1	1	1	111
1	1	0	0	100
1	0	1	0	010
0	1	1	0	011
0	1	0	0	000

1	1	1	1	111
1	1	0	0	100
1	0	1	0	010
0	1	1	0	011
0	1	0	0	000

We start by listing the 1 bit sequence

Then we list the 1 bit sequence again but in reverse order. We append a leading bit 0 to the values in the original 1 bit sequence and a leading 1 to the values in the reflected sequence.

$$000 \rightarrow 001 \rightarrow 011 \rightarrow 010 \rightarrow 110 \rightarrow 111 \rightarrow 101 \rightarrow 100 \rightarrow 000$$

Karnaugh map for $(xy' + yz)'$

$\bar{y}\bar{z}$	00	01	11	10
x	0	1	1	0
y	0	1	0	1
z	0	0	0	1

without grouping

$\bar{y}\bar{z}$	00	01	11	10
x	0	0	1	1
y	0	0	0	0
z	0	0	0	1


with grouping

$\bar{y}\bar{z}$	00	01	11	10
x	0	0	1	1
y	0	0	0	0
z	0	0	0	1

$$\begin{aligned}
 & \text{Ex: } \\
 & \begin{array}{|c|c|c|c|c|} \hline w\bar{y} & 00 & 01 & 11 & 10 \\ \hline 0 & 0 & 1 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 & 1 \\ 1 & 1 & 0 & 0 & 0 \\ 1 & 0 & 1 & 1 & 1 \\ \hline \end{array} \\
 & \Rightarrow w'\bar{x}'y'z' + w'x'y'z + w'xy'z + wxy'z' \\
 & + wxy'z + wx'y'z + wx'yz + wxyz' \\
 & \Rightarrow x'y'z'(w+w') + x'y(z'+z) + wxyz' \\
 & + wxyz + w'y(xz+x'z') \\
 & \quad \diagdown \quad \diagup \\
 & \quad \cancel{wxyz} \quad \cancel{wxyz'} \\
 & \quad \cancel{wxyz} \quad \cancel{wxyz'} \\
 \end{aligned}$$

Leds

LEDs can be wired so they are lit by a logic 0 (active high) or by a logic 0 (active low). A logic 1 typically corresponds to a voltage of about 5V for TTL digital logic. A logic 0 represents a voltage of about 0V.




active low

active high

Basic Sequential Components (Flip-Flops) - 59

The most fundamental sequential component are the latch and flip-flop.


They store one bit of data and make available to other components. Latches are level triggered. flip flops are edge triggered. both have a clock input.




- 1 D flip flop
- 2 JK flip flop
- 3 T flip flop

D flip flop

The flip-flop has one data input D and a clock input. When the clock input changes from 0 to 1, the data on the D input is loaded into the flip-flop. The data is made available via output Q, and its complement via Q'.



(a) edge triggered




(b) level triggered

D	LD	CLK	Q
X	0	X	Q ₀
0	1	↑	0
1	1		1
X	1	not↑	Q ₀


The second figure loads data analogously as both its clock and load signals are 1. If

both are 1, the value of the D input is passed to the Q output. If D changes while the load and clock signals are 1, Q also changes.



D	Set	Q	Q'
X	X	X	X
X	X	X	0
X	0	0	0
0	1	0	0
1	1	0	0
1	0	0	0
0	0	0	1

A positive level triggered D latch.



S	R	Q
0	0	Q ₀
0	1	0
1	0	1
1	1	undefined


SR latch does not have a clock input. Its S and R inputs are always active. The output of the latch is undefined when SR = 11.

JK flip-flop

JK flip flop reduces the problem of undefined outputs associated with the SR latch. As with the SR latch, J=1 sets the output to 1 and K=1 resets the output to 0. However JK=1 inverts the current value.


T Flip-flop (Toggle)

The T input does not specify a value for this flip-flop's output, only whether or not it should be changed. On the rising edge of the clock, if T=0, the output of the flip-flop is unchanged. However, if T=1, the output is inverted.



T	Q
0	Q ₀
1	Q ₁


Counters



A counter stores a binary value, arithmetically increments and decrements the value. It uses the JK flip-flop to store the 4 bit value. The CLR control signal clears the counter. Setting INC=1 increments the counter on the leading edge of the clock, INC=0 decrements the counter on the trailing edge.

Registers Ch-2 Digital components


A register is a group of flip-flops capable of storing one bit of information. An n bit register has a group of n flip flops and is capable of storing any binary information of n bits. In addition to the flip-flops, a register may have combinational gates that perform certain data processing tasks. The flip-flop holds the binary information and the gates control when and how new information is transferred into the register. The following figure shows a register constructed with four D flip-flops.



The clear input goes to a special terminal in each flip-flop. It is useful for clearing the register to all 0's. The clock signal enables the D input but the clear input is independent of clock.

Register with parallel load

Most digital systems have a master clock generation that supplies a continuous train of clock pulses. The clock pulses are applied to all flip-flops and registers in the system. The master clock acts like a pump that supplies a constant beat to all parts of the system. A separate control signal must be used to decide which specific clock pulse will have an effect on a particular register.



The load input in the register determines the action to be taken with each clock pulse. When the load input is 1, the data in the 4 inputs are transferred into register. When load input is 0 then D inputs of the flip-flops are connected to them. outputs and data inputs are inhibited. The D input determines the next state of the output.

The load input in the register determines the action to be taken with each clock pulse. When




Combinational components

1. Multiplexers
2. Decoders
3. Encoders
4. Comparators
5. Adders and subtractors
6. Memory

Multiplexer - 3Q


A Multiplexer, or Mux, is a selector. It chooses one of its data inputs and passes it through to its output.

Ex- 4 to 1 Multiplexer



S ₁	S ₀	E	Output
X	X	0	2
0	0	1	Input A
0	1	0	Input B
1	0	1	Input C
1	1	0	Input D

Four binary data values are passed to the inputs of the multiplexer. These select signals determine which of the four inputs is passed through to the output. If $S_1 = 0$ and $S_0 = 0$ the inputs to the top AND gate are $0, S_1' = 1$ and $S_0' = 1$; the output is the value of input 0. The other three gates each input a S_1 or S_0 (or both). Since both are 0, their AND gates produce 0 results. Setting S_1 and S_0 to 0, 10 or 11 produces outputs of the value of Input 1, 2 and 3. Finally the output passes to tri state buffer. If the buffer is enabled ('0') the value is passed on the output of the multiplexer. Otherwise, the output is the high impedance value. 2. Multiplexers can be used to select from a large number of inputs.




) 3Q


14

Decoders - 2Q


A decoder, accepts a value and decodes it. It has n inputs and 2^n outputs, numbered from 0 to $2^n - 1$. For example, a decoder with three inputs and eight outputs will activate output 6 when the input values are enabled.




110. Decoders can have active high or active low




20





	Set	Q	Q'	
X	X	X	X	Q ₀
X	X	X	X	Q ₁
0	0	0	1	Q ₂
1	0	0	0	Q ₃
1	1	0	0	Q ₄
1	0	0	1	Q ₅
0	0	1	0	Q ₆
1	1	0	0	Q ₇

A positive level triggered D latch.




S	R	Q
0	0	Q ₀
0	1	0
1	0	0
1	1	undefined

SR latch does not have a clock input. Its S and R inputs are always active.

The output of the latch is undefined when SR = 11.

JK flip-flop

JK flip flop resolves the problem of undefined outputs associated with the SR latch. As with the SR latch, J=1 sets the output to 1 and K=1 resets the output to 0. However JK increments the current value.



T	Q	Q'
X	0	Q ₀
0	0	1
1	1	0
1	0	1


T Flip-flop (Toggle)

The T input does not specify a value for this flip-flop's output, only whether or not it should be changed. On the rising edge of the clock, if T=0, the output of the flip-flop is unchanged. However, if T=1, the output is inverted.

(Counter) - 4Q

A counter stores a binary value,


arithmetically increments and decrements the value. It uses the D flip-flop to store the 4 bit value. The CLR control signal clears the counter. Setting INC=1 increments the counter on the leading edge of the clock, i.e. at



clk	inc	clr	$x_3 - o$
1	x	x	o
0	0	x	$x_3 - o$
0	1	not	$x_3 - o$
0	1	↑	$x_3 = o + 1 \rightarrow 4Q$

Shift Register - 5Q

A shift register can shift its data one bit position to the right or left. It is particularly useful for certain hardware multipliers and dividers, which use a shift-add or shift-subtract methodology. When the shift Left (SHL) signal is high, data is shifted one position to the left on the rising edge of the clock.




shift	clk	$x_3 - o$
0	x	$x_3 - o$
1	not	$x_3 - o$
1	↑	$x_2 \times x_1 \times x_0 \times x_{in}$


Programmable logic devices

Programmable logic array contains one or more AND-OR arrays. In the array, the inputs and their complements are made available to several AND gates.

$$\text{Ex:- } b = x_2' + x_1' x_0' + x_1 x_0 \text{ and } c = x_2 + x_1' + x_0$$



A full subtractor has 3 inputs, two data inputs and a borrow input. It is possible to use 2's complement addition to implement subtraction. It is generated by complementing the value and adding 1.



$$\text{Borrow} = (X_i \oplus Y_i \oplus B_i)$$

$$(X_i^{\complement} + X_i B_i + Y_i B_i)$$


Memory - 6Q

Memory is a group of circuits used to store data. A memory component has some number of memory locations, each of which stores a binary value of some fixed length. The number of locations and the size of each location vary from memory chip to memory chip. The size of the chip is denoted as the number of locations times the number of bits in each location. For example, a memory chip of size 512×8 has 512 memory locations, each of which has 8 bits.

The address inputs to a memory chip choose one of its locations. A memory chip with 2^n locations requires n address inputs usually labeled $A_{n-1} A_{n-2} \dots A_0$. The 512×8 memory has address lines $A_8 A_7 \dots A_0$.

The data pins on a memory chip are used to access the data. There is one pin per bit in each location. For chips with m bits per location, there pins are $D_{m-1} D_{m-2} \dots D_0$. The 512×8 memory chip has eight data pins D_7, D_6, \dots, D_0 .

There are two primary classes of chips. ROM and RAM. ROM stands for read only memory. It is also called non-volatile memory. We can read the data from ROM, we can not write new data to the ROM. ROM does not erase its contents when the power is turned off.



This is often referred to as read/write memory. RAM erases its contents when the power is turned off. It is called as volatile memory. If stored the data temporarily.) 6Q.


Combinational Circuit Design

* BCD to 7 segment decoder
* Data selector.

BCD to 7 segment decoder.

It converts the binary representation of a digit decimal digit 0000 to 1001.

x ₃	x ₂	x ₁	x ₀	9	6	c	d	e	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	0	1	0	1	0	1
0	1	0	0	1	1	1	1	0	0	0
0	1	0	1	0	1	0	1	1	0	1
0	1	1	0	0	0	1	0	1	1	1
1	0	0	0	1	1	1	0	0	0	0
1	0	0	1	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1	1	1
1	1	0	1	1	1	1	1	1	1	1



Data selector

A simple data selector will input four bit values and output them in descending order.

Chapter 3 Data Representation

Q-1 Data Types

Binary information in digital computers

is stored in memory or processor registers.

Registers contain either data or control information. Control information is a bit or group of bits used to specify the sequence of command signals needed for manipulation of the data in other registers. There are different types of datatypes

* numbers used in arithmetic computation

* letters of the alphabet used in data processing
* other symbols used for specific purpose.

Number Systems

A number system of base, or radix, n is a system that uses distinct symbols for n digits. There are different types of number systems:

* Decimal
* binary
* octal
* hexadecimal

Decimal number system in everyday

we employ the radix 10 system. The 10 symbols are 0, 1, 2, 3, 4, 5, 6, 7, 8, 9. The string of digits 724.5

$$7 \times 10^0 + 2 \times 10^1 + 4 \times 10^2 + 5 \times 10^{-1}$$

that is, 7 hundreds, plus 2 tens, plus 4 units, plus 5 tenths.

The binary number system uses the radix 2. The two digit symbols used are 0 and 1. The string of digits 101101 is interpreted to represent the quantity

$$1 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 = 45$$

For example to distinguish the difference

between decimal and binary forty-five we will write

$$(101101)_2 = (45)_{10}$$

The octal system symbols are 0, 1, 2, 3,

4, 5, 6, 7. For example, octal 7364 is converted to decimal as follows

$$\begin{aligned}(736.4)_8 &= 7 \times 8^2 + 3 \times 8^1 + 6 \times 8^0 + 4 \times 8^{-1} \\ &= 7 \times 64 + 3 \times 8 + 6 \times 1 + 4/8 \\ &= (478.5)_{10}\end{aligned}$$

The Hexa decimal system symbols are

16. They are 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F.

$$\begin{aligned}\text{Ex } (F3)_{16} &= F \times 16^1 + 3 \times 16^0 \\ &= 15 \times 16 + 3 \\ &\Rightarrow (243)_{10}\end{aligned}$$

Octal and Hexadecimal numbers

The conversion from binary to octal

is easily accomplished by partitioning the binary number into groups of 3 bits each.

Ex- conversion of decimal 41.6875 into binary

Integer = 41

$$\begin{array}{r} 4 \\ 2 \overline{) 20} \\ 2 \overline{) 10} \\ 2 \overline{) 5} \\ 2 \overline{) 2} \\ 1 \end{array}$$

$$0.6875$$

$$\begin{array}{r} \times 2 \\ \times 2 \\ \times 2 \\ \times 2 \end{array}$$

$$\begin{array}{r} 13750 \\ 11500 \\ 10000 \\ \hline 10000 \end{array}$$

101001

$$(41.6875)_{10} = (101001.1011)_2$$

Hexadecimal number	Binary coded hexadecimal	Decimal equivalent
0	0000	0
1	0001	1
2	0010	2
3	0011	3
4	0100	4
5	0101	5
6	0110	6
7	0111	7

$$\text{ex: } (143)_8 \rightarrow [001 \ 100 \ 011] \rightarrow [99]_{10}$$

Binary coded Hexadecimal

$$\begin{array}{ccccccc} \text{Ex:} & 1 & 2 & 7 & 5 & 4 & 3 & \text{octal} \\ & 0 & 0 & 1 & 0 & 1 & 0 & \\ & A & F & 6 & 3 & & & \text{Hexadecimal} \end{array}$$

Conversion of binary to hexadecimal is

the bits are divided into 4 groups of four.

The below table represent binary coded octal

numbers and binary coded hexadecimal numbers.

For example decimal number 99, when converted to binary becomes 1100011. The binary coded octal equivalent of decimal 99 is 001 100 011, and binary coded hexa decimal is 0110 0011.

Binary coded octal Numbers	
octal number	Binary coded octal
0	000
1	001
2	010
3	011
4	100
5	101
6	110
7	111

Decimal representation

The binary number system is most natural system for a computer, but people are accustomed to decimal system. One way to solve the problem is to convert all input decimal numbers into binary numbers, let the computer perform all arithmetic operations in binary and then convert the binary result to decimal.

A binary code is a group of n bits that assume upto n distinct combinations of 1's and 0's. Numerous different codes can be obtained by arranging four bits in 10 distinct combinations.

Decimal number	Binary coded decimal (BCD) number
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

Alpha Numeric representation
Many applications of digital computers require the handling of data that consist not only

of numbers, but also letters of the alphabet and certain special characters. An alphanumeric character set is a set of elements that includes 10 digits, the 26 letters of the alphabet and special characters. The standard alphanumeric code is ASCII (American Standard Code for Information Interchange) which uses seven bits to code 128 characters.

ex:-	0	011	0000
1	-	011	0001
2	-	011	0010
3	-	-	-
4	-	011	1001

)Q-1

(Complements) - Q-2

Complements are used in digital computers for simplifying the subtraction operation and for logical manipulation. There are 2 types of complements for each base n system. The n 's complement and $(n-1)$'s complement.

$(n-1)$'s complement

For decimal numbers $n=10$ and $n-1=9$.

So the 9's complement of N is $(10^n-1)-N$. 10^n-1 is a number represented by n 9's.

$$\text{ex:- } 9\text{'s complement of } 546700 \text{ is } 453299$$

For binary numbers $n=2$ and $n-1=1$.

So the 1's complement of N is $(2^n) - N$.
 $2^n - 1$ is a binary number represented by n 's.

for example the 1's complement of 000111 is

1110000.

8's complement

The 8's complement of an n digit number N in base n is defined as $2^n - N$ for $n \neq 0$ and 0 for $n=0$. The 10's complement of the decimal 2389 is $7610 + 1 = 7611$, and is obtained by adding 1 to the 9's complement. The 2's complement of binary 10110 is 010011+1 = 010100 and is obtained by adding 1 to the 1's complement value.

Subtraction of Unsigned Numbers

The subtraction of two n digits

unsigned numbers $M-N$ ($n \neq 0$) in the base n can be done as follows

1. perform $M + (n^n - N)$
2. If $M > N$, the sum will produce a carry, which is discarded
3. If $M < N$, the sum does not produce an end carry

Subtraction with complements is done with binary numbers in a similar manner using the same procedure

$$\begin{array}{r} X = 1010100, Y = 1000011 \\ \text{2's complement of } Y = 0111100 \\ \hline 1001000 \end{array}$$

discard carry 1, sum = 0010001

discard end carry 59282

Fixed Point Representation Q-2

To represent negative integers, we need a notation for negative values. A negative number is indicated by a minus sign and positive number is indicated by a plus sign. Computers must represent everything with 1's and 0's, including sign of a number. In addition to the sign, a number may have a binary (or decimal) point. The position of the binary point needed to represent fraction, integers, or mixed integer fraction numbers.

$$\begin{array}{r} M \\ \hline 72532 - 13250 \\ \hline 159282 \end{array}$$

Integer Representation

When an integer binary number is positive, the sign is represented by 0 and the magnitude by a positive binary number. When the number is negative sign is represented by 1 but the rest of the number may be represented in one of the possible ways.

- * Signed magnitude
- * Signed 1's complement
- * Signed 2's complement

For example +14 is represented by a sign bit of 0 in the leftmost position followed by the binary equivalent of 14: 0000110. But there are three different ways to represent -14

Signed magnitude	1 0000110
Signed 1's complement	1 1110001
Signed 2's complement	1 1110010

Aritmetic Addition

In Aritmetic addition the procedure is very simple and can be stated as follows.

Add the two numbers, including their sign bits, discard carry out of the sign (leftmost) bit position.

Ex:-

+6	00000110	-6	11111010
+13	00001101	+13	00001101
<hr/>		<hr/>	
00010011	<hr/>	+7	00000111

Note that negative numbers must initially be in 2's complement and that if the sum obtained after the addition is negative, it is in 2's complement form. In each of 4 cases, the operation performed is always addition, including sign bits. Any carry out the sign bit position is discarded, and negative results are automatically in 2's complement form.

Arithmetic Subtraction

Subtraction of two signed binary numbers when negative numbers are in 2's complement form is very simple.

Take the 2's complement of the subtrahend (including sign bit) and add it to the minuend (including sign bit). A carryout of the sign bit position is discarded.

$$(\pm A) - (+B) = (\pm A) + (-B)$$

$$(\pm A) - (-B) = (\pm A) + (+B)$$

Ex: $(-6) - (-13) = +7$.

The subtraction is changed to addition by taking 2's complement of subtrahend (-13) to give $(+13)$. In binary this is

$$1111010 + 00001101 = 10000011$$

Removing end carry, answer is
 $00000111 (+7)$.

Overflow:

An overflow is a problem in digital computers because width of registers is finite, and when it occurs, a corresponding flip-flop is set which can then be checked by the user.

A 4-bit decimal code requires 4 flip-flops for each decimal digit. The representation of 4385 in BCD requires 16 flip-flops, four flip-flops for each digit.

$$4385 \rightarrow 0100\ 0011\ 1000\ 0101$$

Some applications, such as business data processing, require small amounts of arithmetic computation compared to the amount required for input and output of decimal data. Some computers have hardware for arithmetic calculations with both binary and decimal data.

$$\begin{array}{r} 0x1- \\ + 70 \quad 0'1000110 \\ + 80 \quad 0'1010000 \\ \hline + 150 \quad 1'0010110 \\ \text{carry 0 1} \end{array}$$

Ex:-

-70	1	0111010
-80	1	0110000
<hr/>		-150
		0 1101010

Carries 1 0

In the above example 8 bit result that should have been positive had a negative sign bit and the 8 bit result that should have been negative has a positive sign. The carryout of sign bit is taken as sign bit of the result. The 9 bit answer so obtained will be correct. Since the answer can not be accommodated within 8 bits, we say an overflow occurred.

$$\text{Ex: } (+375) + (-240) = +135 \text{ is done in the } \\ \text{Signed 10's complement system}$$

$$\begin{array}{r} 0 375 \\ + 9 760 \\ \hline 0 135 \end{array} \quad (0000\ 0011\ 0000\ 0000)_{\text{BCD}}$$

$$\begin{array}{r} 0 375 \\ - 9 760 \\ \hline 0 1001110 \end{array} \quad (0000\ 0001\ 0011\ 0101)_{\text{BCD}}$$

9760 is the 10's complement of 240

Floating - Point Representation

The floating point representation has two parts. The first part represents a signed, fixed point number called the mantissa. The second part designates the position of the decimal (or binary) point and is called the exponent.

$$\begin{array}{c} \text{fraction} \\ \downarrow \\ \text{ex} \\ + 0.6132789 \\ + 04 \\ + 0.6132789 \times 10^4 \end{array}$$

Floating point is always interpreted to represent a number in the following form

$$\underline{\underline{m \times 10^e}}$$

Only mantissa m and exponent e are physically represented in the register (including their signs). The radix 10_n of the mantissa are always assumed

Ex: + 100111 is represented with
an 8 bit fraction and 6 bit exponent

$$\begin{array}{c} \text{fraction} \\ \downarrow \\ 0100110 \end{array}$$

$$\begin{array}{c} \text{exponent} \\ \downarrow \\ 000100 \end{array}$$

The fraction has a 0 in the leftmost position to denote positive. The exponent has the equal equivalent binary number +4

$$m \times 2^e = +(.1001110)_2 \times 2^{+4}$$

Arithmetic operations with floating point numbers are more complicated than arithmetic operations with fixed point numbers and their execution takes longer and requires more complex hardware.

Register Transfer language Chapter -4

Ex:- $R_2 \leftarrow \bar{R}_2 + 1$

2^{nd} complement the contents of R_2

Ex:- $R_3 \leftarrow R_1 + \bar{R}_2 + 1$


R_1 plus the 2^{nd} complement of R_2

$R_1 \leftarrow R_1 + 1$

Increment the contents of R_1 by one.

$R_1 \leftarrow R_1 - 1$

Decrement the contents of R_1 by one.



4 bit binary adder

The figure shows the interconnections

of full-adders (FA) to provide a 4-bit binary adder.

The carry are connected in a chain through the full adders. The input carry to the binary adder is C_0 and the output carry is C_4 . The S outputs of the full adders generate the required sum bits.

n data bits for the A inputs come from one register (such as R_1) and n data bits for the B inputs come from another register (such as R_2). The sum transferred to third register.

Ex:- $R_2 \leftarrow \bar{R}_2$

complements the contents of R_2 .

operation performed with the data stored in register.

* Register transfer microoperations transfer binary information from one register to another

* Arithmetic Microoperations perform arithmetic operations on numeric data stored in register

* Logic Microoperations perform bit manipulation operations on non numeric data stored in register.

* Shift Microoperations perform shift operations on data stored in registers

Ex:- $R_3 \leftarrow R_1 + R_2$

The content of R_1 plus R_2 transferred

to R_3

Ex:- $R_3 \leftarrow R_1 - R_2$


The contents of R_1 minus R_2

transferred to R_3

Ex:- $R_2 \leftarrow \bar{R}_2$

complements the contents of R_2 .

Binary adder - Subtractor



The subtraction can be done by taking


the complement of B and adding it to A. The addition and subtraction operations can be combined into one common circuit by including exclusive OR gate with each full adder. The mode input M controls the operation. When M=0 the circuit is an adder and M=1 the circuit becomes a subtractor.

When M=0, we have $B \oplus 0 = B$. The

full adder receive the value of B, the input carry is 0, and the circuit performs A plus B. when

M=1 we have $B \oplus 1 = B^1$ and $c_0 = 1$. The circuit

performs the operation A plus B's complement of B




when $S_1, S_0 = 00$, the value of B is applied to the Y input of the adder. If $C_{in} = 0$, then $D = A + B$, if $C_{in} = 1$ output $D = A + B + 1$.

When $S_1, S_0 = 01$, the complement of B is applied to Y input of adder. If $C_{in} = 1$ then $D = A + \bar{B} + 1$, when $C_{in} = 0$ then $D = A + \bar{B}$.

For example, if a 4 bit register has a

binary value 0110, it will get 0111 after it is incremented. This microoperation is easily implemented with a binary counter. Every time the count enable is active, the clock pulse transition increments the

Arithmetic circuit




When $S_1 S_0 = 10$, the inputs from B


are neglected, all 0's are inserted into Y thereby,
 $D = A$ when $Cin = 0$, $D = A + 1$ when $Cin = 1$.
($D = A + 0 + Cin$)

When $S_1 S_0 = 11$ all 1's are inserted
into the Y inputs of the adder to produce decimal
operation $D = A - 1$ when $Cin = 0$, when $Cin = 1$ then
 $D = A - 1 + 1 = A$, which means direct transfer from
input A to output D.

Its source code code to object code. It follows the Linking and Loading procedure that was used from compiled code.



A high level language statement is usually converted to a sequence of several machine code instructions. The below diagram shows the process of converting an assembly language program to an executable form.



② Assembly language Instructions - 2Q

A microprocessor assembly language instruction set is an important part of its instruction set architecture.

Instruction types: Assembly language instructions can be grouped together based on the types of operations they perform.

1. Data transfer instructions
- 2 - Data operation instructions
- 3 - Program control instructions

Data transfer instructions

The most common operation a microprocessor performs is to move data from one place to another.

- + Load data from memory into the Microprocessor
- * Store data from the microprocessor into memory
- * Move data within the microprocessor
- * Input data to the Microprocessor
- * Output data from the Microprocessor

A microprocessor usually contains

several registers to store data that it is using. These instructions copy data from memory into a chip microprocessor register. Storing data from the microprocessor into memory is similar to loading data, except data is copied in the opposite direction, from a microprocessor register to memory. We can move data from one register to another register. The microprocessor inputs data from the input device, the keypad. The microprocessor copies data from one of its registers to an output device.

Data Operation Instructions

Data operation instructions do modify their data values. Arithmetic instructions make up a large part of the data operation instructions. Instructions that add, subtract, multiply or divide values fall into this category.

Logic instructions perform basic logical

operations on data. They AND, OR or XOR two data values, or complement a single value. These

operations are done in a bit wise manner. They are A₇, A₆, A₅, A₄, A₃, A₂, A₁, A and B₇, B₆, B₅, B₄, B₃, B₂, B₁, B₀. and operation results A₇ \wedge B₇, A₆ \wedge B₆, A \wedge B₅, A₄ \wedge B₄, A₃ \wedge B₃, A₂ \wedge B₂, A₁ \wedge B₁, A \wedge B₀.

Program control instructions

High level languages have constructs, such as for..Do and Do..while to control the flow of a program without resorting to the dreaded goto statement. Assembly languages do not have this option.

Assembly language programs may include subroutines, just as high level language programs may have subroutines, procedures, and functions. A microprocessor can be designed to accept interrupts. An interrupt basically causes the microprocessor to stop what it is doing and start executing other instruction.

An assembly language instruction set may include specific instructions to generate interrupt, these are called software interrupts. There are also interrupts that are not part of the instruction set. Standalone interrupts are triggered by devices outside of the microprocessor.

Data Types

A microprocessor may have to operate on more than one type of data. As a result, its instruction set may include different instructions to perform the same operation on different data types.

Instruction Bits

1st Loop

2nd Loop

3rd Loop

4th Loop

Registers, memory 13, 14, 15 and L Band C

16, 17, 18, 19 and L

Band C

CLC	AC=0			
STAC total	total=0			
STAC i	i=0			
LDAC i	AC=0			
INVC	AC=1			
STAC ?	i=1			
MVAC	R=1			
LDAC total	AC=0			
ADD	AC=1			
STAC total	total=1			
LDAC n	AC=5			
SUB	AC=4			
LDAC n	AC=5			
SUB	AC=3			
LDAC n	AC=5			
JPN2 Loop	T0MP	JUMP	JUMP	NOTJUMP

(3) 8085 Microprocessor

Instruction Set architecture - 3Q

The 8085 microprocessor contains several general purpose data register. As in the relatively simple C.P.U the 8085 has an accumulator register. This register always receives the result of an 8 bit arithmetic or logical instruction. The 8085 has six general purpose registers.

Auxiliary carry flag: AC, is similar to the carry flag. Instead of indicating a carry out, it denotes a carry from the lower half of the result to the upper half.

The 8085 Microprocessor Instruction Set

The 8085 instruction set contains a total of 74 instructions. We break the instruction set into three parts: data movement instructions, data operation instructions, and program control instructions.

The 8085 microprocessor has five flags. The sign flag: 'S' indicates the sign of a value calculated by an arithmetic or logical instruction.

Zero flag: 'Z', works the same as in the relatively simple C.P.U. It is set to 1 if an arithmetic or logical instruction produces a result of 0, if it is set to 0, otherwise parity flag: 'P' is set to 1 if the result of an arithmetic or logical operation has an even no of 1's, otherwise it is set to 0.

Carry flag: 'C' is set when an arithmetic operation generates a carry out.

Auxiliary carry flag: AC, is similar to the carry flag. Instead of indicating a carry out, it denotes a carry from the lower half of the result to the upper half.

The 8085 Microprocessor Instruction Set

The 8085 instruction set contains a total of 74 instructions. We break the instruction set into three parts: data movement instructions, data operation instructions, and program control instructions.

* n_1 , n_2 and n_3 indicate any 8 bit register ✓

A, B, C, D, E, H or L.

* M indicates a memory location. When a location is represented as $M[HL]$, the address of the

memory location is stored in register pair HL

* $\#p$ indicates register pair BC, DE, HL or stack pointer SP.

* r is a 16-bit address or data value. As in the relatively simple CPU, the low order 8 bits of r are stored in the memory location

* n is an 8 bit address or data value stored in memory immediately after the opcode.

* cond is a condition for conditional instructions. It can have the following values

NZ ($Z=0$) Z ($Z=1$)
 P ($S=0$) NS ($S=1$)
 PO ($P=0$) PE ($P=1$)
 NC ($CV=0$) CCV ($CV=1$)

Data Movement instruction for the 8085 Microprocessor

instruction operation

 NOP no operation

 MOV n_1, n_2 $n_1 = n_2$

 MOV n_1, M $n_1 = M[HL]$

 MOV M, n $M[HL] = n$

 MVI M, n $n_1 = n$

 MVI M, n $M[HL] = n$

LDA r $A = M[r]$
 STA r $M[r] = A$

LHLD r $HL = M[r], M[r+1]$
 SHLD r $M[r], M[r+1] = HL$

LDAX $\#p$ $A = M[\#p]$ ($\#p = BC, DE$)

STAX $\#p$ $M[\#p] = A$ ($\#p = BC, DE$)
 $DE \leftrightarrow HL$

XCHC
 PUSH $\#p$ Stack = $\#p$ ($\#p \neq SP$)
 push psw Stack = A, flag register

POP $\#p$ $\#p = \text{Stack}$ ($\#p \neq SP$)
 POP psw A, flag register = stack

XTHL
 SPHL $HL \leftrightarrow \text{stack}$
 SP = HL

IN n $A = \text{Input port } n$
 OUT n Output $n = A$.

The MOV instructions move data from

one place to another either between registers or between a register and memory. When MOV moves data to or from memory, it uses the 16 bit value in the register pair HL as the memory address.

For example if $HL = 1234H$, the instruction MOV M, 56 moves the data value 56 to memory location 1234H. The LXI is a 16 bit immediate move. LDA, STA are direct mode instructions, they fetches the data between the memory location at address r and the accumulation register A .

~~This reduces the size of the circuit board needed by the computer and wiring between the components, both of which reduce the cost of manufacturing the system. This system has 4k of EPROM starting at location 0. Its address range is 0 to $2^k - 1$, or 0000 0000 0000 0000 to 0000 0111 1111 in binary. The system also has 8MB of RAM starting at address 4k. Its range is 0000 0000 0000 to 0001 0000 1111 1111. It has 4 bit I/O ports at addresses 00H, 01H, 19H and 1AH and a 6 bit I/O port.~~

Register Transfer Language-4B (2)

Micro Operations



Micro-operations are the basis for most sequential digital systems. Microoperations are much simpler actions: the movement of data from one register, memory location, or I/O device to another, modifying stored values, such as incrementing or clearing a register, performing arithmetic or logical functions, such as adding two values and storing the result in a register and otherwise modify a stored value.

Micro operations and Register transfer language

A microoperation specifies an operation whose result is stored, typically in a register or memory location. Consider a digital system with two 1-bit registers, X and Y. The micro operation that copies the contents of register Y to register X can be expressed as $X \leftarrow Y$. The micro operation may be implemented via a direct connection,

a direct connection

bus connection




both signs provide a path for data

to flow from register y to register x , but neither specifies when x should load this data. Assume that the transfer should occur when control input α is high. The transfer could be written as



$$T_P \alpha \text{ then } x \leftarrow y$$

$$\alpha : x \leftarrow y$$


Ex-2




(a)



(a)



(b)




(c)

Here α is used to load registers x and y in the bus based implementation, to enable the tri-state buffer so that the contents of registers x and y are placed on the bus.

$$\alpha : x \leftarrow y, y \leftarrow z$$

Ex-3




A single bus can not be used here

$$\alpha : x \leftarrow y, \beta : y \leftarrow z$$

The figure shows three different ways to perform those transfers. The first circuit sets x by loading data from both transfers. Either α or β can assert the register's load signal. If $\alpha=0$ and $\beta=0$, the multiplexer still outputs data. In the case of second circuit, register x loads from the data value 0, when $\beta=1$ and $\alpha=0$, it loads in the value 1. When both $\alpha=0, \beta=0$ the input data value 0 is ignored by the register because its load signal is not asserted. In the case of third circuit when $\alpha=1$, register x is set to 0 by being cleared. When $\beta=1$, the register is loaded with value 1.

Registers y can be read by many other registers simultaneously. Both microoperations can be performed concurrently. Some times it is necessary to move a constant value into a register, rather than data from another register.




Ex-4

$X \leftarrow y$


$Z \leftarrow y$

RTL code using a bus and tri-state buffer



The output of each register must pass through a tri-state buffer before it is placed onto the bus. Only one buffer may be enabled at any time. The system includes the RTL statement $j_1: M \leftarrow A$, therefore, j_1 must enable the buffer that places the contents of register A onto the bus.

RTL code using a bus and multiplexer



More complex digital systems and RTL

Module 6 counter

The module 6 counter is a 3 bit counter that counts through the sequence.

$000 \rightarrow 001 \rightarrow 010 \rightarrow 011 \rightarrow 100 \rightarrow 101 \rightarrow 000 \dots$
 $(0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 0 \rightarrow \dots)$

Its input U controls the counter.

When $U=1$, the counter increments its value on the rising edge of the clock. When $U=0$, it retains its current value regardless of the value of the clock.

The value of the count is represented as the 3 bit output V_2, V_1, V_0 . An additional output, C is 1 when

going from ~~s to 0~~ and 0 otherwise. In this example the C output remains at 1 until the counter goes from 0 to 1.

The finite state machine for this counter must have six states. S_0, S_1, S_2, S_3, S_4 and S_5

$$S_0 \rightarrow S_1 \rightarrow S_2 \rightarrow S_3 \rightarrow S_4 \rightarrow S_5 \rightarrow S_0 \rightarrow \dots$$

Present state	U		Next state	$V_2V_1V_0$
	S_0	S_1		
S_0	0	1	S_0	000
S_0	1	0	S_1	001
S_1	0	1	S_1	001
S_1	1	0	S_2	010
S_2	0	1	S_2	010
S_2	1	0	S_3	011
S_3	0	1	S_3	011
S_3	1	0	S_4	100
S_4	0	1	S_4	100
S_4	1	0	S_5	101
S_5	0	1	S_0	000

When $S_1, S_0 = 10$, the inputs from B are neglected, all '0's are inserted into Y inputs.

$$D = A \text{ when } C_{in} = 0, \quad D = A + 1 \text{ when } C_{in} = 1$$

$$(D = A + 0 + C_{in})$$

When $S_1, S_0 = 11$ all '1's are inserted

into the Y inputs of the adder to produce decrement operation $D = A - 1$ when $C_{in} = 0$, when $C_{in} = 1$ then $D = A - 1 + 1 = A$, which mean direct transfer from input A to output D.




(Instruction codes) - Q - 1

The organization of computer is

defined by its internal registers, the timing and control structure, and the set of instructions that it uses. A computer instruction is a binary code that specifies a sequence of microoperations for the computer. Instruction codes together with data are stored in memory. The computer reads each instruction from memory and places it in a control register. The control then interprets the binary code of the instruction and proceeds to execute by issuing sequence of microoperations.

An instruction code is a group of bits that instruct the computer to perform a specific operation. It is usually divided into parts. The most basic part of an instruction code is its operation part. The operation code of an instruction is a group of bits that define such as add, subtract, multiply, shift and complement when this operation code is decoded in the control unit, the computer issues control signals to read the operand from memory.

Stored program organization



Accumulator or AC

An instruction code format with 2 parts.

The first part specifies the operation to be performed and the second specifies an address. The memory address tells the control where to find an operand

in memory. This operand is read from memory.

For a memory unit with 4096 words we need 12 bits to specify an address since $2^{12} = 4096$. If we store each instruction code in one 16 bit memory word, we have available 4 bits for the operation code.

Computers that have a single-processor

register usually assign to it the name accumulation.

The operation is performed with the memory operand and the content of AC.

Indirect Address

When the second part of an instruction code specifies an operand, the instruction is said to

have an immediate operand, when the second part specifies the address of an operand, the instruction is said to have a direct address. When the second part of the instruction designate an address of a memory word in which the address of the operand is found, it is called indirect address. The indirect address instruction needs two references, to memory to fetch operand. The first reference is needed to read the address of the operand. The second is for the operand itself. We define the effective address is the target address in a branch type instruction.




Memory

32 0 ADD 457

35 1 ADD 300

300 1350

1350 operand



Instruction Set Completeness

The set of instructions are said to be complete if the computer includes a sufficient number of instructions in each of the following categories

- * Arithmetic, logical and shift instructions
- * Instructions for moving information to and from memory and processor registers
- * Program control instructions together with instructions.
- * Input and output instructions

Timing and control - 2

The timing for all registers in the basic computer is controlled by a master clock generator. The clock pulses are applied to all flip flops and registers.


There are 2 types of control

Organization: hardwired control and Microprogrammed control. In the hardwired control the control logic is implemented with gates, flip-flops, decoders and other digital circuits. In the microprogrammed organization, the control memory is programmed to initiate the required sequence of microoperations

Memory Reference Instructions (Computer instruction) - 3

The data must be read from a memory to a register where there can be operated on with logic circuits.

<u>Symbol</u>	<u>operation decoder</u>	<u>Description</u>
AND	D ₀	AC & AC1 M[AR]
ADD	D ₁	AC + AC + M[AR]
LDA	D ₂	AC ← M[AR]
STA	D ₃	M[AR] ← AC
BIN	D ₄	PC ← AR
BSA	D ₅	M[AR] ← PC, PC ← AR + 1
ISZ	D ₆	M[AR] ← M[AR] + 1 If M[AR] = 0 then PC = PC + 1



AND to AC

This is an instruction that performs the logic AND operation on pairs of bits in AC. The result of the operation transferred to AC.

$$\begin{aligned} DR &\leftarrow M[AR] \\ AC &\leftarrow AC \text{ AND } DR \end{aligned}$$

ADD to AC

The instruction adds the contents of the memory word to the accumulator.

$$\begin{aligned} DR &\leftarrow M[AR] \\ AC &\leftarrow AC + DR \end{aligned}$$

LDA

This instruction transfers the memory word to the Accumulator.

$$\begin{aligned} DR &\leftarrow M[AR] \\ AC &\leftarrow DR \end{aligned}$$

STA

This instruction stores the content of AC into the memory.

$$M[AR] \leftarrow AC$$

BUN

This instruction transfers the program to the instruction specified by the effective address. PC is the program counter which stores the address of the next instruction to be executed.


$$PC \leftarrow AR,$$

BSA

This instruction is useful for branching a portion of the program called a subroutine or procedure.

$$\begin{aligned} M[AR] &\leftarrow PC, \\ PC &\leftarrow PC + 1 \end{aligned}$$

When executed, the BSA instruction stores the address of the next instruction in sequence into a memory location specified by the effective address.




JNZ : Increment and skip if zero

This instruction increments the word specified by the effective address. If the incremented value is equal to 0, PC is incremented by 1.)03

Input-output and Interrupt - 04


Instructions and data stored in memory must come from some input device. Computational results must be transmitted to the user through some output device.



The serial information from the keyboard is shifted into the input register INPR.

The serial information for the printer is stored in the output register OUTR. There two registers communicate with a communication interface serially and with the AC in parallel. The transmitter interface receives serial information from the keyboard and transmits it to INPR. The receiver interface receives the information from OUTR and sends it to the printer serially.

INP
Input character
OUT
Output character
SKI
skip on input flag
SKO
skip on output flag
ION
Interrupt enable on
IOP
Interrupt enable off



When $R=0$, the computer goes to

the instruction cycle. When $R=1$ the computer goes to the interrupt cycle. Interrupt cycle is the hardware implementation of a branch and save return address operation. The return address stored in a specific location where it can be found later when the program returns to the instruction at which it was interrupted. Memory

Memory	0	10 BUN 1120
	1	256
Main program	256	0 BUN 1120
PC=256	256	Main program
1120	1120	10 program
	1	BUN 0

Before interrupt

After interrupt

ch-5 (2) This relatively simple CPU contains

computer registers - 5

several registers.

- * A 16 bit address register (AR)
- * A 16 bit program counter (PC)
- * An 8 bit data register (DR)
- * An 8 bit instruction register (IR)
- * An 8 bit temporary register (TR)


fetching and decoding

This CPU fetches instructions from memory in exactly the same way as the very simple CPU does, except at the end of the fetch cycle. Here IR is 8 bits and receives the entire contents of DR.

fetch1: $AR \leftarrow PC$

fetch2: $DR \leftarrow M, PC \leftarrow PC + 1$

state diagram



Input register:
output register - DR

The final task in creating the state diagram for this CPU is to prepare the state diagrams for the execute routines.

Nop.

No means No operation.

LDAc

LDAC contains three words: the opcode, the low order half of the address, and the high order half of the address.

LDA C1: DREM, PCE-PCT1, AR-EAR+1

IDEAS ARE THE

LOAD4 = DREM

STAC: STAC performs the opposite operation of

DA 67

STAC1: DRE-M, PC-PC+, AD-EAD+

STAC 3: AR & DR, TR

STAC 5: M-EDR

MVAC and MoVR

MVAC 1: R_{AC}

MOVE 1: ACCELERATE

$z \in \mathbb{R}$, $z < 0$. (both conditions)

by destination.

We regroup the data transfers

SUB1 : $AC \leftarrow AC - R$ if ($AC - R = 0$)
INAC1 : $AC \leftarrow AC + 1$ if ($AC + 1 = 0$)
CLEAR1 : $AC \leftarrow 0, Z \leftarrow 1$

AND1 : $AC \leftarrow ACNR$, If ($ACNR=0$)

BRI : $AC \in ACVR$, if ($ACVR = 0$)

NOTE : $A^C \subseteq A^{C'}$. If ($A^{C'} = \emptyset$)

Establishing data paths

Establishing data paths

by destination

AR = $\exists H2 \in PC, H2 \in Hw + 1, H2 \subseteq DR$, DR

DR : DR-E-M, DR-E-AC
TE : TE-E-DE

$R \in \mathcal{E} \subseteq \mathcal{AC}$


$$Ac = Ac \in DR, Ac \in R, Ac \in Act + R, Ac \in Ac - R,$$

$\text{AC} \leftarrow \text{ACT}_1, \text{AC} \leftarrow \text{o}, \text{AC} \leftarrow \text{AC} \oplus \text{R}, \text{AC} \leftarrow \text{AC} \oplus \text{R}$

$Z \leftarrow ACCUR, ACCUR, ACCUR$

1. AR, IR does not supply data to other component

2. The remaining components supplies data to the 




The next step is to either the contents of AC or O. The ALU can use a multiplexer to select one of these two values. Similarly, ALU uses a multiplexer to send its Bus on to the second input. There are 4 logical operations. They are ACN BUS, ACV BUS, AC+ BUS, and AC!

control unit.

control signal values

The CPU has a total of 87 states, making it too complex to implement efficiently using the same design. Instead of using one register to generate the state, this control unit



~~The CPU has a total of 37 states, making it too complex to implement efficiently using the same design. Instead of using one register to generate the state, this control unit uses two registers and combines their outputs.~~


~~the other two buses. The address bus consists of n lines, which combine to transmit one n bit address value. Similarly, the lines of the data bus work together to transmit a single, multi-bit value. Control bus is a collection of individual control signals. These signals indicate whether the data is to be read into or written out of the CPU.~~

~~Instruction cycle - 6Q~~

~~Instruction cycle is the procedure a microprocessor goes through to process an instruction. First the microprocessor fetches, or reads, the instruction from memory. Then it decodes the instruction, determining which instruction it has fetched. Finally it performs the operations necessary to execute the instruction.~~


After microprocessor allows sufficient time for memory to decode the address and access the requested memory location, the microprocessor asserts read control signal. Read signal is a signal on the control bus which the microprocessor asserts, when it is ready to read data from memory or an I/O device.

When the read signal is asserted, memory subsystem places the instruction code to be fetched on to the computer system's data bus. The microprocessor then inputs this data from the memory store it in one of its internal registers. At this point, the microprocessor has fetched the instruction. Next, the microprocessor decodes the instruction. Each after it determines which operations it is in order to select the correct sequence of operations to perform. This is done entirely within the microprocessor. It does not use the system bus.




To read data from memory, the microprocessor performs the same sequence of operations it uses to fetch an instruction from memory. The microprocessor uses the system clock to synchronize its operations. The microprocessor places the address onto the bus at the beginning of a clock cycle.

The timing of the memory write operation is shown in the figure. The processor places the address and data onto the system bus during the first clock cycle. The microprocessor then sends a write control signal at the start of the second clock cycle.



CPU organization

The CPU controls the computer. It fetches instructions from memory. The CPU decodes the instructions and controls the execution procedure. It performs some operations internally and supplies the address, data and control signals needed by memory and I/O device to execute the instruction.



CPU has a register section, includes a set of registers and a bus. The processor has a register called the program counter. The CPU keeps the address of the next instruction to be fetched in the program counter. Before the CPU outputs the address from the program counter, it retrieves the address from the system's address bus, it retrieves the address from the program counter register. At the end of the instruction fetch, the CPU reads the instruction code from the system data bus. It stores this value in a internal register, usually called the instruction register.


ALU performs most arithmetic and logical operations, such as adding or ANDing value. It receives its operands from the register section of the CPU and stores its results back in the register section. ALU must complete its operations within a single clock cycle.

The control unit controls the CPU. This unit generates the internal control signals that cause registers to load data, increment or clear their contents, and output their contents, as well as cause the ALU to perform the correct function.) 6Q

Q1 (General Register Organization)

Chapter - 6

Memory locations are needed for storing pointers, counters, return addresses, temporary results. Having to refer to memory locations for such applications is time consuming because memory access is the most time-consuming operation in a computer. It is more convenient and more efficient to store these intermediate values in processor registers. When a large number of registers are included in the CPU, it is efficient to connect them through a common bus system.



In the above figure the outputs of each register is connected to two multiplexers to form the two buses A and B. The select lines in each multiplexer select one register or the input data for the particular bus. The A and B buses ~~from~~ the input to a common ALU. The operation selected in the ALU determines the arithmetic or logic microoperation that is to be performed. The result of the microoperation is available for output data and also goes into the inputs of all the registers. The register that receives the information from the output bus is selected by a decoder. The decoder activates one of the register load inputs, providing a transfer path between the data in the output bus and the inputs of the selected destination register.

The 16 bit control word is defined in the above figure. It consists of 4 fields. Three fields contain three fields each, one field has five bits. The three bits selA select a source register for the A input of the ALU. selB, selD performs the same action ~~as~~ like selA. The five bits of OPR select one of the operations in the ALU.

3	3	3	5
selA selB selD OPR			

control word

encoding of ALU operations

<u>OPR select</u>	<u>operation</u>	<u>symbol</u>
00000	transfer A	TSFA
00001	increment A	INCA
00010	add A+B	ADD
00011	Subtract A-B	SUB
00110	Decrement A	DECA
01000	AND A and B	AND
01010	OR A and B	OR
01100	XOR A and B	XOR
01110	Complement A	COMA
10000	Shift right A	SHRA
11000	Shift left A	SHLA

Subtract microoperation is 010 011 001 00101 and is obtained as follow:

Field	SEL A	SEL B	SEL D	OPR
Symbol	R ₂	R ₃	R ₁	sub
Control word	010	011	001	00101

example of microoperations for the CPU

<u>Micro operation</u>	<u>SEL A</u>	<u>SEL B</u>	<u>SEL D</u>	<u>OPR</u>	<u>Control word</u>	
R ₁ ← R ₂ -R ₃	R ₂	R ₃	R ₁	SUB	010 011 001 00101	
R ₄ ← R ₄ VRS	R ₄	R ₅	R ₄	OR	100 101 100 01010	
R ₆ ← R ₆ +1	R ₆	-	R ₆	INCA	110 000 110 00001	
R ₇ ← R ₁	R ₁	-	R ₇	TSFA	001 000 000 00000	
Output R ₂	R ₂	-	R ₇	010 000 000 00001	none	
Output R ₂	-	-	R ₇	TSFA	000 000 000 00000	none
Output R ₄	R ₄	-	R ₇	SHLA	100 000 100 11000	none
R ₅ ← R ₀	R ₅	R ₅	R ₅	XOR	101 101 010 01001	none

To remove the top item, the stack is popped by reading the memory word at address 3 and decrementing the content of SP. Now item B is on the top



In 64 word stack the stack pointer contains 6 bits because $2^6 = 64$. Since SP has only 6 bits, it can not exceed a number greater than 63, when 63 is incremented by 1 the result is 0. When 000000 is decremented by 1, the result is 111111. The one bit register full is set to 1.

Stack Organization - Q2

A stack can be placed in a

position of a large memory or it can be organized as a collection of a finite number of memory words on registers. The stack pointer register SP containing a binary number whose value is equal to the address of the word that is currently on the top of the stack.

These items are placed in the stack A, B and C. Item C is on the top, so that the contents of SP is now 3

To remove the top item, the stack is popped by

reading the memory word at address 3 and decrementing the content of SP. Now item B is on the top

Evaluation of Arithmetic Expressions

Ex: $A * B + C * D$
is written in reverse polish notation

as $AB * CD * +$.

Scan the expression from left to right.

When an operator is reached, perform the operation with the two operands found on the left side of the operator.

$$\begin{aligned} & (A * B) CD * + \\ & (A * B) (C * D) + \\ & (A * B) (C * D) + (C * D) \end{aligned}$$

Reverse Polish notation:

$$\text{Ex: } (A + B) * (C * (D + E) + F)$$

To evaluate the expression we must first perform the arithmetic inside the parentheses $(A+B)$ and $(D+E)$. Next we must calculate the expression inside the square brackets.

$$AB + DE + C * F + *$$


Proceeding from left to right, we

first add A and B, then add D and E.

$$(A + B) (D + E) C * F + *$$

$$\text{Ex: } (3 * 4) + (5 * 6)$$

In reverse Polish notation, it is expressed as $34 * 56 * +$. Now consider the stack operation.



First the number 3 is pushed into

the stack, then the number 4. The next symbol is multiplication operator *. This causes a multiplicator of the two topmost items in the stack. The stack is then popped and the product is placed on the top of the stack. Next we encounter the operands 5 and 6, then * replaces the numbers by product. The last operation causes addition of two operands and the final result is 42.

DR is the data Register that holds the binary data to be written into or read out of the stack. The push operation is implemented with the following Microoperations

$SP \leftarrow SP + 1, M[SP] \leftarrow DR$ (write item on top of stack)

If ($SP = 0$) then full $\leftarrow 1$ (check if stack full)
empty $\leftarrow 0$ (Mark the stack not empty)

A new item is deleted from the stack if stack is not empty. The pop operation


consists of the following Microoperations

$DR \leftarrow M[SP]$ (Read item from top of stack)
 $SP \leftarrow SP - 1$

If ($SP = 0$) then empty $\leftarrow 1$ (Check if stack is full $\leftarrow 0$)
(Mark the stack not full)

Memory Stack

The following figure shows a portion of computer memory partitioned into 3 segments: program, data, stack. The program counter PC points at the address of the next instruction in the program. The address register AR points at an array of data. The SP points the top of stack.



Reverse Polish Notation

The Polish mathematician Lukasiewicz showed that arithmetic expressions can be represented in prefix notation. This representation is often referred to as polish notation.

- A+B Infix notation
- +AB Prefix or polish notation
- AB+ Postfix or reverse polish notation

Instruction formats → 3

The format of an instruction is usually depicted in a rectangular box symbolizing the bits of the instruction as they appear in memory words on control register. The most common fields found in instruction format are

- * An operation code field that specifies the operation to be performed

- * An address field that designates a memory address on a processor register

- * A mode field that specifies the way the operand on the effective address is determined

Computers fall into 3 types of CPU organization.

Single accumulator organization

Ex:- ADD X

Where X is the address of operand.

The add instruction result the operation $A + M[X]$ where AC is the accumulator register and $M[X]$ is the memory word located at address X.

Ex:- Add R₁, R₂, R₃

Add the contents of registers R₁, R₂, R₃ and stores the result in R₁.

R₁, R₂, R₃ and stores the result in R₁.

The format of an instruction is

stores the result in R₁.
Add the contents of R₁, R₂ and

Ex:- MOV R₁, R₂

Moves the contents of R₂ to R₁.

General Register organization

Ex:- ADD R₁, X

would specify the operation $R_1 \leftarrow R_1 + M[X]$

Stack organization

Ex:- PUSH X

will push the word at address X to the top of the stack. The stack pointer is updated automatically.

Ex:- ADD.

This operation adding the number, and

pushing the sum into the stack.

Three address instruction

Ex:- X = (A + B) * (C + D)

ADD R₁, A, B $R_1 \leftarrow M[A] + M[B]$

ADD R₂, C, D $R_2 \leftarrow M[C] + M[D]$

MUL X, R₁, R₂ $M[X] \leftarrow R_1 * R_2$

The advantage of three addresses

instruction is it results in short programs. The disadvantage is it requires too many bits to specify three addresses.

Two-address Instructions

MOV R ₁ , A	R ₁ ← M[A]
ADD R ₁ , B	R ₁ ← R ₁ + M[B]
MOV R ₂ , C	R₂ ← M[C]
ADD R ₂ , D	R ₂ ← R ₂ + M[D]
MUL R ₁ , R ₂	R ₁ ← R ₁ * R ₂
MOV X, R ₁	M[X] ← R ₁

The ~~MOVE~~ instruction moves or transfer the operands to and from memory and processor registers.

One-address Instructions

LOAD A	AC ← M[A]
ADD B	AC ← AC + M[B]
STORE T	M[T] ← AC
LOAD C	AC ← M[C]
ADD D	AC ← AC + M[D]
MUL T	AC ← AC * M[T]
STORE X	M[X] ← AC

All operations are done between accumulator and a memory operand. T is the address of a temporary memory location.

Zero-address Instructions

PUSH A	TOS ← A
PUSH B	TOS ← B
ADD	TOS ← (A+B)
PUSH C	TOS ← C
PUSH D	TOS ← D
ADD	TOS ← (C+D)
MUL	TOS ← ((C+D) * (A+B))
POP X	M[X] ← TOS

The name zero address is given to this type of computer because of the absence of an address field in the computational instruction.

RISC Instructions

A program for a RISC type CPU consists of LOAD and STORE instructions that have one memory and one register address.

$$x = (A+B) * (C+D)$$

Load R ₁ , A	R ₁ ← M[A]
Load R ₂ , B	R ₂ ← M[B]
Load R ₃ , C	R ₃ ← M[C]
Load R ₄ , D	R ₄ ← M[D]
Add R ₁ , R ₂	R ₁ ← R ₁ + R ₂
Add R ₃ , R ₄	R ₃ ← R ₃ + R ₄
MUL R ₁ , R ₃	R ₁ ← R ₁ * R ₃
STORE X, R ₁	M[X] ← R ₁

Numeric data can often be represented as integers. In unsigned integers, an n bit value can range from 0 to $2^n - 1$. An n bit signed integer can have any value between -2^{n-1} and $2^{n-1} - 1$.

Some numeric data can not be represented as integers. True values, which typically include fractional portions, are represented in floating point format. The boolean values True and False are used often enough to warrant having them own data type, boolean, and currently language instruction.

Computers must also deal with character data. The characters are stored as binary values encoded using ASCII, EBCDIC, UNICODE

Addressing Modes - 4Q

When a microprocessor access memory to either read or write data, it must specify the memory address it needs to access. An assembly language instruction may use one of several addressing modes to generate the address.

2) Direct Mode: The instruction includes a memory address. The CPU accesses that location in memory.

For example the instruction LDAC 5 reads the data from memory location 5 and stores the data in the CPU's accumulator.

Indirect mode 5

In indirect mode the address specified in the instruction is not the address of the operand. It is the address of a memory location that contains the address of the operand. For example LDAC @5 on LDAC (5), first retrieves the contents of location 5, say 10. Then CPU goes to location 10, read the contents of that location.

Register direct and Register Indirect mode

Register modes work the same as direct and indirect modes, except they do not specify a memory address. Instead, they specify a register. If register R contains the value 5, the LDAC R instruction copies the value 5 from register R into CPU's accumulator. The indirect instruction, LDAC (R) or LDAC @R, if reads the address from the register instead of the first memory access.

Immediate Mode

Here the operand specified is not an address. It is the actual data to be used. The instruction LDAC #5 moves the data value 5 into the accumulator.

Implicit Mode

Implicit mode does not explicitly specify an operand. This is not usually used for load instructions, clears the accumulator (CLAC).

Relative Mode

In this mode, the operand supplied is an offset, not the actual address. It is added to the contents of the CPU's program counter register to generate the required address. For example, LDAC \$5 is located at memory location 10, and it takes up two memory locations, the next instruction is at location 12.

Index Mode and Base Address Mode

Index mode works like relative mode, except the address supplied by the instruction is added to the contents of an index register instead of the program counter. If the index register contains the value 10, the instruction LDAC 5(x) reads data from location $(5+10=)15$ and stores it in the accumulator.

a) O: LDAC 5

5 : 10 → stores value in CPU

b) O: LDAC \$5

5 : 10

10 : 20 → stores value in CPU

c) O: LDAC R

R : 5 → stores value in CPU

d) O: LDAC R

R : 5

5 : 10 → stores value in CPU

e) O: LDAC #5 → stores value from instruction in CPU

f) O: LDAC (implicit)

Stack: → stores value in CPU

g) O: LDAC \$5

1
5 : 12 → stores value in CPU

h) O: LDAC 5(x)

x : 10

15 : 30 → stores value in CPU

Instruction Formats

When an assembly language instruction is converted to its equivalent machine code, it is represented as a binary value called the instruction code. This value is in a specific format. Different groups of bits represent different parts of the instruction (the opcode), while other groups select the operands of the operation.

Ex: A = B + C

This instruction has one operation, addition.
Two operands: B and C.

Ch-7 Input - Output Organization Chapter-7

19 Peripheral Devices

Input or output devices attached

to the computer are called peripherals. The most

common peripherals are keyboard, display units and printer. Peripherals that provide auxiliary storage for the system are magnetic disks and tapes.

Monitor and keyboard

Video monitor are the most commonly used peripherals. They consist of a keyboard as the input device and a display unit as the output device. There are different types of video monitor. The most popular use a cathode beam to a screen in front of the tube. The CRT receives a voltage that causes the beam to hit the screen. A characteristic feature of display device is a cursor that marks the position in the screen to a single character, the beginning of a word, or to any line.

Printers

Printers provide a permanent record on paper of computer output data or text. There are 3 types of character printers, daisywheel, dot matrix and laser printer. The daisywheel printer contains a wheel with the characters placed along circumference. The dot matrix printer contains a

set of dots along the printing mechanism. The laser printer uses a rotating photographic drum that is used to impress imprint the character images.


Magnetic tape

Magnetic tapes are used mostly for storing files of data. For example, a company's payroll record. Access is sequential and consists of records that can be accessed one after another as the tape moves along a stationary read-write mechanism. It is one of the cheapest and slowest methods for storage.

Magnetic disk

Magnetic disks have high speed rotational surfaces coated with magnetic material. Access is achieved by moving a read/write mechanism to a track in the magnetized surface. Disk are used mostly for bulk storage of programs and data. Disks may have multiple heads and simultaneous transfer of bits from several tracks at the same time.


Input - Output Interface



- v. The peripherals are electromechanical devices and electromagnetic devices and their manners of operation is different from the operation of CPU, and so may be required.
2. The data transfer rate of peripherals is usually slower than the transfer rate of the CPU, a synchronization may be needed.

- * Data codes and formats in μ peripherials differ from the word format in the CPU and memory
- * The operating mode of peripheral are different from each other.

The components between the CPU and peripherals to supervise and synchronize all input and output transaction. These components are called interface units.



The I/O bus from the processor is attached to all peripheral interfaces. To communicate with a particular device, the processor places a device address on the address lines. Each interface attached to the I/O bus contains an address decoder that monitor the address lines. When the interface detects its own address, it activates the path between the bus lines and device that it controls.

A control command is issued to activate the peripheral and to inform it what to do. A status command is used to test various status condition. During the transfer, one or more errors may occur which are detected by the interface. A data output command causes the interface to respond by transferring data from the bus into one of its registers. The data input command is the opposite of the data output. Here the interface receives an item of data from the peripheral and places it in its buffer register.

- * Use one common bus for both memory and I/O but have separate control lines for each
- * Use one common bus for memory and I/O with common control lines.

Many computer use one common bus to transfer information between memory or I/O and the CPU. The distinction between a memory transfer and I/O transfer is made through separate read and write lines. The CPU specifies whether the address on the address lines is for a memory word or for an

Interface register by enabling one of two possible read or write lines. The I/O read and I/O write control lines are enabled during an I/O transfer. The memory read and write control lines are enabled during a memory transfer.

In the isolated I/O configuration, CPU

has distinct input and output instruction. Each of these instruction is associated with the address of an interface register. When the CPU fetches and decodes the operation code, it places the address into the address line. It enables the I/O read or I/O write. Then inform the external component that are attached to common bus that the address lines is for an interface register and not for a memory word. On the other hand, when CPU is fetching an instruction it places the address on the address line and enables the memory read or memory write. This inform external components that the address is for a memory and not for I/O.

In the memory mapped I/O the same address space for both memory and I/O. ~~so~~ This is the case in computers that employ only one set of read and write signals do not distinguish between memory and I/O.

(Integrated Circuits) IC-2



Digital circuits are connected constructed with integrated circuits. An integrated circuit (IC) is a small silicon semiconductor crystal, called a chip, containing the electronic components for the digital gates. The various gates are interconnected inside the chip to form the required circuit. The number of pins may range from 14 in a small IC package to 100 or more in a larger package. The package can be either a small, medium, large scale integration device.

Small scale integration (SSI) devices contain several independent gates in a small package. The inputs and outputs of the gates are connected directly to the pins in a package.

Here there are no specific input or output instructions. It allows the computer to use the same instructions for either I/O or memory transfer. The advantage is that the load and store instructions used for reading and writing from memory can be used to input and output data from I/O registers.

Medium-Scale Integration (MSI) devices have a complexity of approximately 10 to 200 gates in a single package. They usually perform specific elementary digital functions such as decoders, adders, and registers.

Large Scale Integration (LSI) devices contain between 200 and a few thousand gates in a single package. They include digital systems, such as processors, memory chips, and programmable modules.

Very Large Scale Integration (VLSI)

Devices contain thousands of gates within a single package. Examples are large memory arrays and complex microcomputer chips. Because of their small size and low cost.

Many different logic families of integrated circuits have been introduced commercially. The following are the most popular:

- TTL Transistor-transistor logic
- ECL Emitter-coupled logic
- MOS Metal oxide semiconductor
- CMOS Complementary metal oxide semiconductor

TTL is a widespread logic family that has been in operation for many years. This technology used in diodes and transistors from the nand gate. The technology was called DTL.

ECL family provides the highest speed digital circuit in integrated form. Trans-ECL is used in systems such as main supercomputers.

The MOS is a unipolar transistor that depends on the flow of only one type of carrier. Bipolar transistor used in TTL and ECL gates.

The CMOS technology is used in the high packing density of circuitry and lower power consumption.

Integrated circuits are used exclusively to provide various digital components needed in the design of computer systems.

Ch-7 Input / Output Organization

Asynchronous Data Transfers - 3Q


Asynchronous transfers use control signals and their associated hardware to coordinate the movement of data. These data transfers do not require that the source and destination use the same systems clock. There are 4 types of asynchronous data transfer.

- * Source initiated data transfer.
- * Destination initiated data transfer.
- * Source initiated data transfer with handshaking.
- * Destination initiated data transfer with handshaking.

Source initiated data transfer

In this mode, the source outputs its data, then strobes a control signal for a set amount of time.


The destination device reads in the data during this time. The source device deasserts the strobe and stops outputting the data.



value to the output device. A clock with a period of 30 seconds enables the true-state buffers, which causes valid data to be made available to the output module.

Destination-Initiated Data Transfer

Here the destination device transmits a data strobe signal to the source device. After a set delay to ensure that valid data is ready, the destination device reads in this data and deasserts the data strobe. This in turn causes the source to stop transmitting valid data.



Source initiated transfer with handshaking

The source sets the data request signal

high and then makes valid data available to the destination device. After a delay, the destination reads the data. Once the destination device has read the data it sends a data acknowledge signal to the source. This tells the source that the destination has read it and no longer needs this data.

air conditioning systems, writing one or the following 4 values to the output port at address FFFD.

01 = turn on air conditioning
02 = turn off air conditioning
03 = turn on heat
04 = turn off heat.

The current status is stored in memory location 1000H. It has the following values

FF = heat on

FE = air conditioning is on

Start : Read current status

Heaton: If heat is on then

(otherwise)

If setting = temperature then

turn off heat

update status

goto start

Aircon : If air conditioning is on then


read current setting and temperature

If setting = temperature then

turn off air conditioning


update status

goto start




Consider the design of relatively simple CPU. The CPU reads in the current temperature

from the memory mapped input port at address FFFFH and the thermostat setting from the port address FFFE.H. The CPU controls the heating and



Definition initiated data transfer with handshaking

It is similar to that of source initiated data transfer using handshaking, except that the data acknowledge signal is replaced by data ready signal.



) 3Q

Model
Programmed I/O - 4Q

Consider the design of relatively

```

start : LDAC 1000
        INAC      { set z=1 if status=FF}
        TMPC      heaton
        INAC      (set z=1 if status=FF)
        TMPC      aircon
    
```

heaton : LDAC FFFF

MOV R

LDAC FFFF

SUB

JPNZ start (IF setting ≠ temperature)

INAC

INAC

INAC

INAC

STAC FFFF

CLAC

STAC 1000

JUMP start

Action : LDAC FFFF

MOV R

LDAC FFFF

SUB

JPNZ start (IF setting ≠ temperature)

INAC

INAC

STAC FFFF

CLAC


STAC 1000

JUMP start

- * New Instructions
- * New design for new instructions
- * New control signals
- * New interrupt handling

Interrupt - 59

An interrupt is a signal from the hardware that tells the computer to stop what it is doing and to execute some other piece of code. When the I/O device is ready to receive the data, it sends an interrupt request signal to the CPU. The CPU then acknowledges the interrupt, by asserting interrupt acknowledge signal and completes the data transfer.



* New States

INPUT 1 : DR ← M, PC ← PC+1, AC ← AR+1

INPUT 2 : TR ← DR, DR ← M, PC ← PC+1


INPUT 3 : AR ← DR, TR

INPUT 4: DR ← Input port

INPUT 5: AC ← DR

The output of the encoder is the value of the highest priority device requesting an interrupt.

This value is placed on the data bus as the interrupt vector and is read by the CPU.




) 5Q.

Direct Memory Access (DMA) 6Q - 6Q

DMA is circuit which transfers

data from I/O device to memory or memory to I/O devices using address bus, databus, control bus.



when the I/O device wants to


transmits the data to memory it sends a DMA request to DMA. DMA requests CPU for bus that

means it sends bus request signal (BR=1) to CPU. If the CPU is ready to give up the bus it sends BG signal (bus grant BA=1) to DMA, and transmits address, data, control buses, and DMA sends acknowledgement to the I/O device, and receives the data from I/O and stores it in internal registers.

The DMA places the address of the memory on to the address bus and places the data on to the data bus and activates the write signal in the control bus completes the transmission. Then DMA sets BR=0 and sends the signal to CPU and CPU then sets BA=0 and sends the acknowledgement to the DMA to stop the transmission.

DMA has four internal registers

1. address register
2. count register
3. data register
4. control register



First the CPU places the memory address in the address register. For example DMA must move 4 bytes of data from I/O to memory starting at location

The interrupt request output pins are in the I/O device one connected to interrupt request input pins in the CPU. There are different types of interrupts.

- 1. External Interrupts
- 2. Internal Interrupts
- 3. Software Interrupts.

External Interrupts

External Interrupts

External Interrupts are used by the CPU to interact with Input/Output devices. External Interrupts improve the system performance.


Internal Interrupts

Internal Interrupts occur entirely within the CPU. no input / output devices play any role in their interrupts. For example a timer built into the CPU may generate an interrupt at a predetermined interval. These are used to handle exceptions (divide by zero, overflow, page faults ---)

Software interrupts

Software interrupts are generated by specific interrupt instructions. They act like subroutine calls, transferred

When the I/O requests data device sends a request to the CPU then the CPU stops executes the instruction and jumps to the Interrupt Service routine (ISR). It is also called interrupt.



The CPU writes value 4 to the count register. Then it outputs a value to the DMA control register, which causes it to initiate a transfer from I/O to memory. The DMA reads the data and places the data in data register and places the address on the address bus, data on the data bus and activates write signal. The count register value is decremented. If the count register value is 0 then the transmission will be stopped.

DMA transfer modes

1. Burst mode
2. Cycle stealing mode
3. Transparent mode


In burst mode the entire block of data

is transferred from I/O to memory. In cycle stealing mode only one byte is transmitted and the CPU will give the bus to CPU after some time. It transfers the second byte by releasing the bus from CPU and then give the bus. But in transparent mode the DMA only transfers data when CPU is performing operating operations that do not use the system bus.

Ex - AC < DR
PC < DR, TR) 69

I/O Processor - 7Q

I/O processors are sometimes called as I/O controllers, or peripheral processing units (PPUs). The I/O processor is situated between the I/O devices and the rest of the system. The I/O processor connects to more than one I/O device. The I/O devices are grouped together on an I/O bus. I/O processors handle all of the interaction between the I/O devices and CPU.



The CPU instructs the I/O processor to perform transfer between an I/O device and memory. Instead of loading values into registers, the CPU issues a series of I/O instructions to the I/O processor. The CPU stores these instructions in memory and sends a pointer to the instructions to the I/O processor. There are 3 categories:

- * block transfer command
- * arithmetic, logic and branch operations
- * control commands

A block transfer command might tell the I/O processor to read 32 bytes of data from I/O with port address 220H and write the data to memory starting at location 1000H. In the second type of arithmetic and logic transfer commands, for example CPU has 32 bit data bus, if the CPU reads the data from input port an 8 bit, it would have to read four separate values and concatenate them into a single 32 bit value. Instead CPU can instruct the I/O processor to read 4 values, using ~~one~~ ALU commands. The third type of command is control commands.

- * 102 example
 - * Move 247 bytes from diskdrive at port address 9000H to memory Starting at address 1000H.
 - * read 1 byte of data from the input port at address 9001H into AC of the CPU
 - * Write the contents of memory locations 2000H through 207FH to the printer at I/O address 9002H

Serial communication

In parallel transmission we can transmit more than one bit at a time. Some devices can not handle more than one bit of data. They utilize serial communication.




There are 2 types of Serial communication

- * Asynchronous Serial communication
- * Synchronous Serial communication

Asynchronous Serial communication

In asynchronous serial communication we send 1 start bit at beginning and 1 or more stop bits at the end of each byte. There may be a gap between each byte.




The addition of start and stop bits and the insertion of gaps into the bit stream make asynchronous transmission slower than slow. But it is cheap and effective. This is useful for low speed communication.

Ex:- keyboard to a computer

Synchronous serial communication


In synchronous serial communication the bit stream, we send bits one after another without start/stop bits or gaps. It is the responsibility of the receiver to group the bits.



Ch-8

Hierarchical Memory Systems (A Typical)

In the figure, the most well-known element of the memory subsystem is the physical memory, which is constructed using dynamic random access memory (DRAM) chips.




Cache Memory is the intermediate between CPU and main memory. Cache memory itself can be arranged hierarchically, usually two levels. The first level, the Level 1 cache, is incorporated directly into the microprocessor. The Level 2 cache, is usually outside of the microprocessor.) Hierarchical memory system question - 49

(Associative memory. - 30

Cache memory can be constructed using either static RAM or associative memory (sometimes called content addressable memory). Static RAM is accessed just like most other types of memory: It receives an address and accesses the data at that address. But associative memory is accessed differently. To access data in associative memory, a portion of the data is specified. It searches all its locations and identifies the locations that match the specified data input.

data valid





In addition to the data bits, each word

has one additional bit labeled V . This is the valid bit.



A 1 in this position indicates that the word contains valid data and 0 shows that the data is not valid. To read the value from associative memory, the CPU must specify the data value to be matched and the bits of this data value that are to be checked. For example, CPU wishes to access data in the associative memory that has 1010 as its 4 high order bits. The CPU would load the value 1111 0000 0000 0000 into the mask register. The CPU also loads the value 1010 xxxx xxxx xxxx into the data register. The 4 leading bits are the value to be matched, and the remaining 12 bits can have any value. The associative memory contains a match register, which has one bit for each location in the associative memory. If a location generates a match, it is set to 1. otherwise it is set to 0.

Cache Memory with associative Mapping



The first 16 bits of each location could


consist of a memory address and the last 8 bits could hold the data stored at that address in physical memory. The processor would output the address in order to access to the data register of the associative memory and the value 1111 1111 1111 1111 0000 0000 to its match register.




This memory stores 4 bytes of data

In each location, each of which has the same address in physical memory, except for the two low order bits. The bottom location contains the data from physical memory address 0000H to 0003H. Only upper 14 bits are used to generate a match.) 39

Cache Memory with direct Mapping



(b)




(c)

Cache Mapping scheme that can use SRAM

Standard SRAM can be much larger than an associative cache and still cost less. One such mapping is called direct mapping. The CPU accesses 8x4K 8-bit bytes of data using 16 address bits. The 10 low order address bits, the index, select one specific location in the cache. The location contains 3 fields. A valid bit is used for checking valid data or not. A tag field contains the high-order bits of the original address. 6 high-order bits are stored in the tag field.

Consider location 0000 0011 1111 1111

physical memory, which contains data 1010 1010. The data can be stored in only one location in



address bits on the original address, or 11 1111 1111. However, any address of the form xxxx xx11 1111 1111 would map to this same cache location. The tag value for this location is 00 0000. This means that the data stored at location 11 1111 1111 is actually the data from physical memory location 0000 0011 1111 1111. In the second diagram the two low order bits are used to select one byte from among the four in the line.

Cache Memory with Set-associative Mapping

A set associative cache makes use of relatively low cost SRAM. A cache in which each location can contain n bytes or words of data is called n-way set associative cache.

Each location contains a group of fields, one for each way of cache. The tag field is same as in direct mapping. Nine address bits select the cache location and the remaining 7 specify the tag value. You can use multiplexer to select particular data.

Replacing data in the cache

There are a number of replacement policies to select location to be used.

FIFO: This method fills the memory from its top to its bottom location. When it copies data to its last location, the cache is full. Then it goes back to top and replaces the data.

LRU: This method keeps track of the relative order in which each location is accessed and replaces the least recently used.

Random: Random method randomly selects a location to replace the data.

Writing data to the cache

Two ways are used to write data to the cache. 1. Write through 2. Write back. In write through, every time a value is written from the CPU into a location in the cache, it is also written to the corresponding location in physical memory. In write-back, the value is written to physical memory only once, when the data is removed from the cache.

Cache performance

Cache hit: Every time the CPU accesses memory, it checks the cache. If the request data is in the cache then it is called a cache hit.

Cache miss: If the requested data is not in cache then it is called a cache miss.

hit ratio: The hit ratio is the percentage of memory access that are saved from the cache. The average memory access time $T_m = h T_c + (1-h) T_p$

$$T_p = \text{access time for physical memory}$$
$$T_c = \text{access time for cache memory}$$
$$h = \text{hit ratio}$$

hit ratio	<u>T_m</u>
0.0	60ns
0.1	55ns
0.2	50ns
0.3	45ns
0.4	40ns
0.5	35ns
0.6	30ns
0.7	25ns
0.8	20ns
0.9	15ns
1.0	10ns

T_c is much less than T_p , increasing the hit ratio reduces the average memory access time.

19.

Initial Memory 62-28


★

Virtual memory uses auxiliary storage, such as disk, to expand the memory space available to the processor. It is much less costly than adding physical memory to a system. A memory management unit (MMU) moves data between physical memory and some slower storage device, usually disk. It is necessary to translate the CPU logical address to its corresponding physical memory address.


Two primary methods are used for

Paging: Implementing virtual memory: paging and segmentation

In paging, the entire range of logical addresses that can be divided into continuous blocks called pages. Each page can store only one logical address. The physical memory is divided into




Address space
Physical memory



But there is a time delay associated with reading the frame number from the page table. MMU usually contain a translation lookaside buffer, on TLB. TLB does not necessarily contain count nor

It is possible to combine both segmentation and paging by constructing a segment from pages. A logical address is broken into 3 parts. The segment no., the page no., and the offset.

Segmentation



Segmentation is another method of allocating memory that can be used instead of paging. Segments can vary in size. The logical address is partitioned into a segment number and an offset. The segment number is input to the segment table, outputs the address of the start of the segment. The offset is compared to segment size. If the offset is greater than or equal to the segment size, an error is generated.

