Design and Verification of a Configurable UART IP Core

Author: Srishanth, ECE, CBIT

Tools: Verilator 5.032, Icarus Verilog 12, Yosys 0.52, nextpnr-ice40, GTKWave 3.3.121, Python/matplotlib, Graphviz

Date: October 2026

1. Title of Problem

Design and verification of a configurable UART IP core in Verilog, with optional auto-baud, SECDED error correction, a low-power mode and a line-quality monitor, checked with SVA assertions and compared by Yosys/nextpnr synthesis.

2. Real-Life Application

Almost every microcontroller, FPGA board, GPS module and Bluetooth module has a UART, and it is usually the first link used to talk to a board (debug console, bootloader, sensor data). In practice the link has problems that a minimal UART does not handle: the two sides may not know each other's baud rate, long or noisy cables flip bits, a battery-powered device wastes power while the line sits idle, and there is no easy way to see that a link is getting worse before bytes are lost. This project builds a UART core where each of these problems is handled by a feature that can be switched on with a parameter, so a small design does not pay for features it does not use.

3. Problem Statement

Design a UART transmitter and receiver in synthesizable Verilog with a runtime-programmable baud rate and none/even/odd parity, and add four optional features: auto-baud detection from a 0x55 sync character (`AUTOBAUD_EN`), Hamming SECDED(13,8) protection (`ECC_EN`), clock-enable based low-power idle (`LOWPWR_EN`) and a line-quality monitor (`LINEMON_EN`). The core has to be verified with self-checking testbenches and SVA assertions, the assertions themselves have to be shown to fail on injected bugs, and the cost of each feature has to be measured with synthesis. There is no FPGA board in this project, so all results come from simulation and synthesis tools, and every number in this report is copied from a log in `logs/`.

4. Engineering Constraints

- **Frame format:** 1 start bit, 8 data bits (LSB first), optional parity bit, 1 stop bit; line idles high.

- **Clock and baud:** tested at 50, 100 and 133.3 MHz system clock and 2400 to 921600 baud. The tick is 16x the baud rate, so `divisor = f_clk / (16 * baud)`; divisors 1 to 65535 were tested (`DIV_W=16`).
- **Baud tolerance:** the receiver has to accept ±2% and ±3% baud mismatch with no bad frames (measured: 0 bad frames in 500 frames each, all three seeds).
- **Asynchronous input:** `rx` is not synchronous to `clk`, so it needs a synchronizer before any logic.
- **Area:** a disabled feature must not be synthesized at all.
- **Timing:** no fixed Fmax target was given. Fmax is reported from nextpnr-ice40 for iCE40 HX8K as an estimate.
- **Accuracy requirement:** every self-checking test must end with 0 errors, and every injected bug must be caught by an assertion.
- **Hardware/software limitation:** no FPGA board, so there is no hardware test. Verilator tests ran on Linux (the box and GitHub Actions, Ubuntu 24.04); the Icarus tests and GTKWave were also run on my Windows 11 laptop. No ASIC cell library, so no real area or power numbers.

5. RTL / Verification Concepts Required

☑ Finite state machines (TX, RX, auto-baud)

☑ 16x oversampling and mid-bit sampling

☑ Two-flop synchronizer for an asynchronous input

☑ Parity and Hamming SECDED coding

☑ Clock-enable based low-power design

☑ Parameterized RTL with generate blocks

☑ Self-checking testbenches with a scoreboard

☑ Seeded randomized stimulus

☑ SystemVerilog Assertions (SVA), including negative tests

☑ Logic synthesis and FPGA place and route

☐ Formal verification

☐ Functional coverage (covergroups)

☐ Gate-level simulation

☐ Other: _____

6. Proposed Architecture

Input → Synchronization → Oversampling → FSM → Output

Implemented chain: `tx_start/tx_data` → [optional SECDED encoder, two frames] → TX baud generator + TX FSM → `tx` line → `rx` line → 2-flop synchronizer → [optional auto-baud measures 0x55 and sets the divisor] → RX baud generator + RX FSM (mid-bit sampling) → [optional SECDED decoder] → `rx_data/rx_valid`, `parity_err`, `frame_err`, with the optional line monitor watching the RX outputs.




Figure 1: Top-level block diagram of `uart_core` (generated with Graphviz from report/figs/block.dot).

The TX and RX have separate baud generators. This lets the low-power mode stop one without the other, and it lets the receiver re-phase its counter on every start bit. Each optional block sits in a `generate if (X != 0)` section, so a disabled feature is not elaborated.




Figure 2: Frame format (0xA5, 8E1) with the mid-bit sample points used by my receiver.

6.1 Parameters and interface

Parameter	Default	Meaning
DIV_W	16	width of the runtime baud divisor
PARITY_SUPPORT	1	0 removes the parity hardware entirely
AUTOBAUD_EN	0	auto-baud block from a 0x55 sync character
ECC_EN	0	SECDED(13,8) over two frames
LOWPWR_EN	0	clock-enable gating of baud counters, wake on start edge
LINEMON_EN	0	line-quality monitor

Port	Dir	Description
clk, rst_n	in	clock, active-low async reset
divisor[DIV_W-1:0]	in	clocks per 1/16 bit (tick period)
parity_mode[1:0]	in	0 none, 1 even, 2 odd
tx_start, tx_data[7:0]	in	start a frame (accepted when not

		busy)
tx, tx_busy, tx_done	out	serial out, busy flag, 1-cycle done pulse
rx	in	serial in (asynchronous)
rx_data[7:0], rx_valid	out	received byte + 1-cycle valid pulse
parity_err, frame_err	out	parity error (with rx_valid), framing error (no rx_valid)
abd_start / abd_busy / abd_locked / abd_err, div_active	in/out	auto-baud control, status and the divisor in use
ecc_corr, ecc_uncorr	out	single-bit corrected / double-bit detected
mon_clr, mon_frames, mon_parity, mon_framing, mon_corr, mon_uncorr	in/out	monitor counters (16-bit, saturating)
mon_drift_last, mon_drift_max, mon_health	out	edge drift in 1/16 bit, health 0-100

7. Design/Algorithm

Step 1 – Baud generator (`uart_baud_gen.v`)

The baud generator is a counter that runs from 0 to `divisor-1` and gives a one-clock `tick`. The tick rate is 16 times the baud rate, so `divisor = f_clk / (16 * baud)`. For 50 MHz and 115200 baud this is 27.13, which rounds to 27 (+0.47% error).

There are two control inputs:

- `clr` re-phases the counter. The RX uses it on a start edge.
- `en` freezes the counter. Low-power mode uses it.

Check: `tb_baud.v` measured the tick period for divisors 4, 27, 163 and 326 over 50 periods each, and also checked `clr`. Result: 201 checks, 0 errors (`logs/baud_gen.log`).

Step 2 – Transmitter (`uart_tx.v`)




Figure 3: TX state machine.

The TX has five states: IDLE, START, DATA, PAR and STOP. Every bit lasts 16 ticks. The parity bit is the XOR of the data, inverted for odd parity. When `tx_start` is accepted, the byte and the parity mode are latched, so changing the inputs mid-frame does nothing. `tx_busy` is simply `state != IDLE`, and `tx_done` pulses for one clock when STOP finishes.

Step 3 – Receiver (`uart_rx.v`)




Figure 4: RX state machine.

- **Synchronizer.** `rx` goes through two flip-flops (`rx_m`, `rx_s`) before any logic sees it. This takes care of metastability, since the line is asynchronous to `clk`.
- **Start detection and mid-bit sampling.** On the first low sample, the tick counter is loaded with 8 and the RX baud counter is cleared. The FSM checks the line again 8 ticks later, at the middle of the start bit. If the line is high again, the low pulse was a glitch and the FSM returns to IDLE. Otherwise every later bit is sampled each time 16 ticks have passed, which keeps the sample point in the middle of each bit.
- **Parity and framing.** The parity bit is checked against the XOR of the data. `parity_err` is raised together with `rx_valid`, so the byte is still delivered. If the stop bit is sampled low, the RX flags `frame_err`, does not raise `rx_valid`, and goes to BREAK. It stays in BREAK until the line returns high, so a long break is not decoded as a stream of 0x00 bytes.
- **Edge drift.** When a data-bit edge arrives inside the frame, the current tick count minus 8 tells how early or late the edge was, in 1/16-bit units. The line monitor uses this value.

Step 4 – Auto-baud (`uart_autobaud.v`)




Figure 5: Auto-baud FSM.

The character 0x55 sent as 8N1 has a falling edge every 2 bit-times. These are the start bit, then d1, d3, d5 and d7. From the 1st to the 5th falling edge is exactly 8 bit-times, which is 128 ticks. The block counts the clocks T between those two edges and computes `divisor = (T + 64) >> 7` (division by 128 with rounding). Measuring over 8 bits instead of 1 averages out the synchronizer jitter. While the block is busy, the RX is held idle so it does not decode the sync character. If the counter overflows, the block gives `lock_err`.

Step 5 – SECDED(13,8) (`uart_secded_enc/dec`, `uart_ecc_tx/rx`)

The code uses Hamming positions 1-12:

- parity bits at positions 1, 2, 4 and 8;

- data bits at positions 3, 5, 6, 7, 9, 10, 11 and 12;
- an overall parity bit in `cw[0]`.

The decoder handles three cases:

- syndrome ≠ 0 and overall parity wrong: a single error, which is corrected;
- syndrome ≠ 0 and overall parity right: a double error, which is detected and flagged;
- syndrome = 0 and overall parity wrong: the overall bit itself flipped. The data is fine.

A 13-bit codeword does not fit in one 8-bit frame. It is therefore sent as two frames: `cw[7:0]`, then `{000, cw[12:8]}`. The ECC RX pairs the frames. If the second frame does not arrive within 512 x divisor clocks, it drops the half codeword and reports `dropped`.

Step 6 – Low-power mode

With `LOWPWR_EN=1`:

- **TX baud counter:** enabled only while the TX is busy, or in the cycle a start is accepted.
- **RX baud counter:** enabled only while the RX is in a frame. In idle it is held cleared.

The RX wakes directly on the synchronized low level, not on a tick, so no start edge is missed. The design never touches the clock itself. Only flop enables are used, which is safe on an FPGA and is what a clock-gating cell would do in ASIC flow.

Step 7 – Line monitor (`uart_linemon.v`)

The monitor has 16-bit saturating counters for frames, parity errors, framing errors, ECC corrected and ECC uncorrectable. It also keeps `drift_last` and `drift_max`, the largest absolute edge drift seen. Every 32 frames it computes a health score:

```
health = max(0, 100 - (4 x errors_in_window + 8 x max(0, |drift|max - 2)))
```

A drift of up to 2/16 bit is treated as normal jitter, because the synchronizer alone gives ±1 tick.

Step 8 – Verification plan




Figure 6: Testbench architecture.

Item	Testbench	Method
Tick period, clr	tb_baud.v (iverilog)	measure clocks between ticks
Loopback, 256 bytes x 3 parity modes	tb_loopback.v (iverilog)	tx -> rx, compare
Random traffic, back-to-back, parity/framing injection, ±2/3/8% baud, glitches, reset mid-frame	tb_uart_rand.sv (Verilator)	BFM + scoreboard + SVA
Same with LOWPWR_EN=1,	tb_uart_rand.sv -G...	same

LINEMON_EN=1		
Auto-baud, ECC, monitor	tb_features.sv (Verilator)	3 seeds x 3 clock freqs
Power proxy	tb_power.v + vcd_toggles.py	VCD toggle counting
Edge cases: divisor 1/2/3/16/255/65535, reset in every TX and RX state, all 4 parity codes back-to-back, start glitches, bad stop, bad parity	tb_edge.sv (Verilator) + uart_sva_ext.sv	scoreboard + SVA
Negative tests	tb_uart_rand + `+define+INJECT_BUG(_TX);` tb_edge + `+define+INJECT_BUG_BAUD` / `INJECT_BUG_RXMID`	must fail

The random tests use my own xorshift32 generator, seeded by `+SEED`. The seeds were 1, 42 and 2026. The line BFM generates bit times in real nanoseconds, independent of the DUT clock. That makes it possible to run the line at, for example, 1.08 times the DUT's baud rate to test mismatch.

8. Implementation Tool

Verilog / SystemVerilog / FPGA / Other

Selected: Verilog-2005 RTL and SystemVerilog testbenches and assertions. Icarus Verilog 12 for the small directed tests (`tb_baud`, `tb_loopback`, `tb_power`); Verilator 5.032 with `--assert` for the randomized, feature and edge-case testbenches and all SVA; Yosys 0.52 for generic and iCE40 synthesis; nextpnr-ice40 for place and route and the Fmax estimate; GTKWave 3.3.121 for viewing waveforms; Python/matplotlib for plots and the toggle counter. Everything runs from the `Makefile` (`make all`), and GitHub Actions runs the same targets on every push.

9. Results

9.1 Baud generator and loopback

- `BAUD_TEST checks=201 errors=0 -> PASS`
- Loopback: none 256/256, even 256/256, odd 256/256. Including 4 extra frames, that is `frames_checked=772 pass=772 fail=0 -> PASS`.

The loopback run is shown in GTKWave in Figure G1 (Section 9.8): back-to-back frames, with `rx_valid` firing at the mid-stop sample, before `tx_done`.

9.2 Randomized testbench (tb_uart_rand.sv, DIV=16, 50 MHz)

Test	**Seed 1**	**Seed 42**	**Seed 2026**
T1 random bytes/gaps (3000)	3000/3000	3000/3000	3000/3000
T2 back-to-back even parity (500)	500/500	500/500	500/500
T3 parity error injection (400)	PASS	PASS	PASS
T4 stop bit corruption	PASS	PASS	PASS

(400)			
T5 ±2%, ±3% baud (500 each)	0 bad	0 bad	0 bad
T5 +8% (300 frames, errors expected)	281 with errors	279	264
T5 -8% (300 frames, errors expected)	278 with errors	281	279
T6 start-bit glitch rejection	PASS	PASS	PASS
T7 reset mid-frame (50 resets)	200/200	200/200	201/201
RESULT	**12/12 PASS**	**12/12 PASS**	**12/12 PASS**

The same three seeds with `LOWPWR_EN=1 LINEMON_EN=1` also passed 12/12. At ±8% the error counts were 281/270 (seed 1), 282/277 (seed 42) and 270/270 (seed 2026).

T7 for seed 2026 shows 201 frames because of how the test counts. When the random reset lands after the mid-stop sample, the byte has already been delivered correctly. The test counts that byte as sent. Before I fixed this accounting, seed 2026 failed with "ok=201 for 200 frames". That was a testbench bug, not an RTL bug.

9.3 Auto-baud (F1)

The test sends 0x55, waits for lock, and then sends 10-40 random bytes at the same baud. The bauds were 2400-921600 at 50, 100 and 133.3 MHz.

Clock	Baud	Ideal div	Locked div	Rate error	Bytes OK
50 MHz	2400	1302.08	1302	+0.01%	10/10
50 MHz	115200	27.13	27	+0.47%	40/40
50 MHz	230400	13.56	14	-3.12%	40/40
50 MHz	460800	6.78	7	-3.12%	40/40
50 MHz	921600	3.39	3	+13.03%	0/40
100 MHz	921600	6.78	7	-3.12%	40/40
133.3 MHz	921600	9.04	9	+0.47%	40/40

The locked divisor was always the nearest integer to the ideal value: |div-ideal| ≤ 0.5 at every one of the 24 baud/clock points. Locking itself is accurate. The real limit is integer divisor quantization, so in practice the range is f_clk/(16·baud) ≥ about 7 for an error under 3.5%. At 50 MHz and 921600 baud the nearest divisor (3) is 13% off and no bytes are received. That is a real limitation, not a bug, and the test reports it as INFO rather than PASS.




Figure 7: Rate error after lock.

9.4 SECDED (F2)

The test sent 1500 random bytes per seed. A fork process flipped random line bits: no flip, one bit, or two bits in the same codeword.

Seed	Clean	1-bit (corrected)	2-bit (detected)	Wrong data
1	589/589	621/621	290/290	0
42	606/606	602/602	292/292	0
2026	607/607	609/609	284/284	0

The monitor's corr and uncorr counters matched these numbers exactly, for example corr=621 and uncorr=290 for seed 1.

9.5 Low power (F3): toggle-count proxy

`tb_power.v` sends 40 bytes, each followed by about 20 frame-times of idle, at divisor 27 (50 MHz, 115200 baud). `scripts/vcd_toggles.py` counts bit flips per signal, excluding clk, and splits them into idle and active periods using a marker signal in the testbench.

Config	Idle toggles	Active toggles	Total
LOWPWR_EN=0	15,206,486	802,085	16,008,571
LOWPWR_EN=1	127	777,894	778,021

With low power on, idle activity drops by about 5 orders of magnitude, and total activity in this idle-heavy traffic drops by about 20x. In both runs all 40 bytes were received with no errors. **This is only a switching-activity proxy.** I did not do a power analysis with a library, and the clock tree, which keeps toggling, is not counted.




Figure 8: VCD toggle counts.

Figure G4 (Section 9.8) shows `power_lp1.vcd` in GTKWave: the baud counters stop between frames.

9.6 Line monitor (F4), seed 1, 50 MHz

Scenario	Frames	Framing err	drift_max (1/16 bit)	Health
Clean	128	0	1	100
Baud 0%	80	0	1	100
Baud +2%	80	0	2	100
Baud +3%	80	0	4	84
Baud +6%	80	57	7	0
Random noise (seed 1)	200	26 (+45 parity)	-	8

For the noise case, the injected error counts, the observed error pulses and the monitor counters agreed exactly for all three seeds (seed 42: 45/24, seed 2026: 40/17). The health score comes out as a reasonable early-warning signal, because drift rises before actual errors appear.

9.7 Edge-case testbench (tb_edge.sv)

`make edge` runs tb_edge with divisor 1, 2, 3, 16 and 255 (all groups) and 65535 (back-to-back groups only). All six runs ended `RESULT tb_edge ... : PASS (0 failing groups, 0 errors)` (`logs/edge_div*.log`). Groups in each full run:

- E4: 32 back-to-back frames with `tx_start` held high, in parity codes 00, 01, 10 and 11;
- E2: reset in TX states START, DATA, PARITY and STOP, then a good frame;
- E3: reset in RX states START, DATA, PARITY, STOP and BREAK, with no byte allowed out, then a good frame;
- E5a: start glitches from 1 clock to just under half a bit, which must be ignored;

- E5b: stop bit = 0 in all four parity codes, which must give `frame_err` without `rx_valid`;
- E5c: a wrong parity bit for even and odd parity, which must give `parity_err`.

The parity-error and framing-error cases from a traced run at DIV=4 (`make waves_err`, `waves/tb_edge_err.vcd`) are shown in GTKWave in Figures G2 and G3 (Section 9.8): 0x96 with a wrong even-parity bit gives `parity_err` with `rx_valid`, and 0xC9 with stop bit 0 gives `frame_err` with no `rx_valid`.

9.8 GTKWave screenshots

These are real screenshots of GTKWave 3.3.121 with the saved VCDs open, not plots. Each view has a save file in `waves/` (signals, hex radix for buses, zoom and marker), so it can be reopened with `gtkwave <vcd> <gtkw>`. `make gtkwave_shots` regenerates the VCDs and the screenshots (it needs an X display, or run it under `xvfb-run`). `waves/tb_edge_err.vcd` is not committed (8.7 MB); `make waves_err` recreates it.

View	**Open with**	**Window, marker**
TX/RX loopback	`gtkwave waves/tb_loopback.vcd waves/loopback.gtkw`	0-27 µs, marker 12.39 µs (first rx_valid)
Parity error	`gtkwave waves/tb_edge_err.vcd waves/parity_err.gtkw`	832.51-865.80 µs, marker 846.05 µs (parity_err with rx_valid, rx_data=96)
Framing error	`gtkwave waves/tb_edge_err.vcd waves/frame_err.gtkw`	642.91-663.40 µs, marker 655.17 µs (frame_err, no rx_valid)
Low power (LOWPWR_EN=1)	`gtkwave waves/power_lp1.vcd.gz waves/lowpower.gtkw`	0-2.2 ms, marker 1995.98 µs (next frame starts)
Injected bug RXMID	`gtkwave waves/tb_edge_bug_rxmid.vcd waves/bug_rxmid.gtkw`	0-1.12 µs, marker 1.10 µs

The injected-bug run (`make bug_demo`, `logs/bug_demo.log`) stops at 1.11 µs with *"B2 start bit sampled at tick 11, expected 8"*. The VCD's last dumped time is 1.10 µs, so the marker is placed there. In the screenshot, `rx_tcnt` is loaded with 5 instead of 8 when the start bit is detected (see `rtl/uart_rx.v`), which is the injected bug.




Figure G1: GTKWave on Windows 11, TX/RX loopback; simulated with Icarus Verilog 12 on Windows (tb_loopback.vcd).




Figure G2: GTKWave on Windows 11, parity error (tb_edge_err.vcd, simulated with Verilator 5.032 on Linux).




Figure G3: GTKWave on Windows 11, framing error (tb_edge_err.vcd, simulated with Verilator 5.032 on Linux).




Figure G4: GTKWave on Windows 11, low-power mode: baud counters stop between frames; simulated with Icarus Verilog 12 on Windows (power_lp1.vcd).




Figure G5: GTKWave on Windows 11 at the B2 failure (tb_edge_bug_rxmid.vcd, simulated with Verilator 5.032 on Linux).

9.9 Assertions (SVA)

`sva/uart_sva.sv` is bound into the DUT. The table gives antecedent hit counts for tb_uart_rand, seed 1. For the feature assertions, the counts come from tb_features, seed 1, 50 MHz.

ID	Property	Hits
A1	tx is high whenever TX is idle	11,244,282 cycles
A2	tx_busy lasts exactly (10 or 11)·16·div clocks	3701 frames
A3	tx_done only when busy falls	3701
A4	accepted start → start bit on tx next	3751
A5	rx_valid is a 1-cycle pulse	6746
A6	never rx_valid and frame_err together	355
A7	parity_err only with rx_valid	347
A8/A9	low-power: RX counter parked / no TX tick when idle	2,917,722 / 10,557,468
A10	ecc_corr and ecc_uncorr never together	988
A11	lock gives a non-zero divisor	8
A12	health ≤ 100, counters never decrease	625,787

`sva/uart_sva_ext.sv` adds four checks, used by tb_edge. Hits are for DIV=16 (`logs/edge_div16.log`):

ID	Property	Hits
B1/B1b	every baud tick comes exactly `divisor` clocks after the previous one, never later	29,873 ticks
B2	RX samples the start bit 8 ticks after detection, data bit n at 8+16(n+1) ticks	160 start / 1,240 data samples
B3	while reset is held and at release: tx=1, not busy, FSMs idle, no rx_valid/parity_err/frame_err	13 reset cycles
B4	`DIV_W` in 1..32 (elaboration), `divisor != 0` (run time)	every cycle

Negative tests (`make neg`, `logs/negative_tests.log`):

- `+define+INJECT_BUG` stretches rx_valid to 2 cycles. It was caught by A5 at 69.55 µs, with *"A5 rx_valid longer than one clock"*. The simulator aborted with exit code 134.
- `+define+INJECT_BUG_TX` makes the stop bit one tick short. It was caught by A2 at 71.53 µs, with *"tx_busy length 2544, expected 2560"*. Exit code 134.
- `+define+INJECT_BUG_BAUD` makes the baud counter off by one. It was caught by B1b at 0.33 µs, with *"B1b no baud tick for 5 clocks (divisor=4)"*. Exit code 134.
- `+define+INJECT_BUG_RXMID` starts RX sampling 3/16 bit late. It was caught by B2 at 1.11 µs, with *"B2 start bit sampled at tick 11, expected 8"*. Exit code 134.

The negative tests show that the assertions are actually being evaluated, not passing vacuously.

10. Quantitative Performance

Parameter	Base core (all *_EN=0)	All features enabled
Fmax (nextpnr-ice40, HX8K)	141.78 MHz	73.87 MHz
iCE40 LUT4 / DFF	174 / 88	585 / 318
Generic cells / logic depth	889 / 25 gates	2698 / 31 gates
Random TB (3 seeds)	12/12 groups PASS per seed	12/12 PASS per seed with `LOWPWR_EN=1 LINEMON_EN=1`
Feature TB (auto-baud, ECC, monitor)	–	9/9 runs PASS (3 seeds × 3 clocks)
Injected bugs caught by SVA	4/4	not run separately

Parameter	LOWPWR_EN=0	LOWPWR_EN=1
Idle toggles (VCD, clock excluded)	15,206,486	127
Active toggles	802,085	777,894
Bytes received	40/40	40/40

Both configurations use `DIV_W=16` and parity support. Synthesis numbers are from `logs/synth_summary.log`. The negative tests ran on the testbenches' default (base) configuration. Toggle counts are an activity proxy, not a power measurement. Loopback (772/772) and the edge-case runs (6/6) were done on the base core.

10.1 Synthesis per feature

I used three flows:

1. **Generic:** `synth -flatten; abc -g cmos2`. This gives NAND/NOR/NOT gates plus flops. Logic depth comes from `ltp -noff`, which is the longest path in cells, flop to flop.
2. **FPGA:** `synth_ice40`, to get a realistic count of LUT4 cells.
3. **Timing:** nextpnr-ice40 place and route for iCE40 HX8K (ct256), seed 1, pins unconstrained. Its Fmax estimate is the only real timing number here.

Every feature row uses DIV_W=16 and parity support, so it differs from the first row only by the named feature.

Config	Generic cells	Flops	Depth (gates)	iCE40 LUT4	iCE40 DFF	Fmax (MHz)
base, DIV_W=16, parity	889	88	25	174	88	141.78
base, DIV_W=8	621	72	17	116	72	142.78
base, no parity	809	82	25	167	82	124.60
+ auto-baud	1327	139	31	286	139	73.92
+ ECC	1426	151	28	271	151	128.52
+ low power	814	88	28	198	88	126.25
+ line monitor	1532	172	27	311	172	75.71
all features	2698	318	31	585	318	73.87

The generic cell counts include 4 `$scopeinfo` bookkeeping cells.




Figure 9: iCE40 LUT count per configuration.

Observations:

- The divisor width mainly sets the size of the counters and comparators. Going from DIV_W 16 to 8 saves 58 LUTs and 16 flops.
- Removing parity saves only 6 flops and 7 LUTs.
- The line monitor is the most expensive feature because of its five 16-bit counters.

- Low power adds no flops but costs 24 LUTs for the enable logic. Oddly, ABC gave fewer generic cells for it. ABC results do vary a little with the netlist, so I would not read anything into that.
- Logic depth is a gate count, not a delay. The Fmax column is the measured iCE40 estimate: the base core reaches about 142 MHz, while auto-baud and the line monitor bring it down to about 74-76 MHz, so their wide counters/comparators set the critical path. No ASIC STA was done.
- The removal of parity lowers Fmax (124.60 vs 141.78 MHz) even though it removes logic; place-and-route results vary with the netlist and seed, so small Fmax differences should not be over-read.

11. Engineering Justification

16x oversampling with mid-bit sampling. Sampling once per bit at the middle gives about ±50% of a bit of margin, which is enough for the ±2-3% mismatch I tested. 16 ticks per bit lets the receiver find the middle within 1/16 bit and also gives the drift measurement used by the line monitor. A lower ratio (for example 8x) would make the counters smaller but would give coarser drift and less glitch rejection.

Separate TX and RX baud generators. One shared generator would be smaller, but the RX needs to re-phase its counter on every start edge, and the low-power mode needs to stop each side on its own.

Parameters with generate blocks instead of always-on features. The synthesis table shows why: all features together cost 585 LUT4 against 174 for the base core, and the Fmax estimate drops from 141.78 to 73.87 MHz. A user who only needs a plain UART should not pay for that.

Auto-baud over 8 bit-times. Measuring the 1st to 5th falling edge of 0x55 (128 ticks) instead of a single bit averages out the ±1 clock synchronizer jitter. The locked divisor was the nearest integer to the ideal value at all 24 baud/clock points.

SECDED over two frames. Keeping the 8-bit frame means the line stays a normal UART. The cost is half the throughput, which is acceptable for the noisy-line case this feature is for.

Clock enables instead of gating the clock. Gating the clock in RTL is unsafe on an FPGA. Using flop enables is safe and drops idle toggles from 15,206,486 to 127 in my test.

Verilator for SVA, Icarus for small tests. Verilator 5.032 runs the concurrent assertions with `--assert` and is fast enough for the long randomized runs. Icarus is kept for the simple tests because it also runs on Windows, so those can be checked on my laptop.

Negative tests. An assertion that never fails proves nothing. Each of the four injected bugs was caught by a different assertion (A5, A2, B1b, B2), which shows they are actually evaluated.

12. Limitations

- Only 8 data bits and 1 stop bit are supported, with no FIFO and no RTS/CTS flow control.
- Auto-baud needs exactly 0x55 as 8N1, and its accuracy is limited by integer divisors at high baud/clock ratios: 0/40 bytes at 921600 baud with a 50 MHz clock.
- ECC halves the throughput (two frames per byte), and pairing depends on a timeout, so a lost frame can drop a byte. That is reported as `dropped`, not corrected.
- The power result is a toggle count from RTL simulation only. It is not a power estimate.
- Fmax is a nextpnr estimate with unconstrained pins, not a board result.
- All verification is simulation. There was no formal verification, no gate-level simulation and no FPGA hardware test. Coverage is measured as test-case counts and assertion hit counts, not as tool-collected functional coverage.
- The health score formula is my own heuristic.

13. Proposed Improvement

- TX/RX FIFOs and a bus wrapper (APB or Wishbone).
- Fractional baud divisor, to fix the high-baud quantization problem.
- Formal proofs of the SVA with SymbiYosys.
- An FPGA demo on an iCE40 board.
- Proper functional covergroups.

14. Conclusion

A configurable UART core was written in Verilog and verified in simulation. The logs show 772/772 loopback bytes across three parity modes, 12/12 random test groups for three seeds in two configurations, 6/6 edge-case runs (divisor 1 to 65535, reset in every TX/RX state, malformed frames), auto-baud locking to the nearest divisor at every point tested, SECDED correcting every single flip and detecting every double flip, and line-monitor counters that matched the injected errors exactly. The assertions caught all four injected bugs. The low-power mode cut idle switching activity from 15,206,486 to 127 toggles. With every feature enabled the core takes 585 iCE40 LUT4 and reaches an estimated 73.87 MHz on iCE40 HX8K, compared with 174 LUT4 and 141.78 MHz for the base core. These results are from simulation and synthesis only; the core has not been tested on hardware.

Appendix: how to reproduce

```
make baud loopback          # iverilog tests
make rand rand_feat         # Verilator random TB, seeds 1 42 2026
make neg                    # negative assertion tests (must fail)
make features               # auto-baud / ECC / monitor, 3 seeds x 3 clocks
make power                  # toggle-count proxy
make edge                   # edge cases + extra SVA
make waves_err              # error waveforms
make synth                  # Yosys + nextpnr table
make report                 # figures + this PDF
```