

Virtuoso® Spectre® Circuit Simulator and Accelerated Parallel Simulator User Guide

**Product Version 15.1
March 2016**

© 2003–2016 Cadence Design Systems, Inc. All rights reserved.

Printed in the United States of America.

Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

MMSIM contains technology licensed from, and copyrighted by: C. L. Lawson, R. J. Hanson, D. Kincaid, and F. T. Krogh © 1979, J. J. Dongarra, J. Du Croz, S. Hammarling, and R. J. Hanson © 1988, J. J. Dongarra, J. Du Croz, I. S. Duff, and S. Hammarling © 1990; University of Tennessee, Knoxville, TN and Oak Ridge National Laboratory, Oak Ridge, TN © 1992-1996; Brian Paul © 1999-2003; M. G. Johnson, Brisbane, Queensland, Australia © 1994; Kenneth S. Kundert and the University of California, 1111 Franklin St., Oakland, CA 94607-5200 © 1985-1988; Hewlett-Packard Company, 3000 Hanover Street, Palo Alto, CA 94304-1185 USA © 1994, Silicon Graphics Computer Systems, Inc., 1140 E. Arques Ave., Sunnyvale, CA 94085 © 1996-1997, Moscow Center for SPARC Technology, Moscow, Russia © 1997; Regents of the University of California, 1111 Franklin St., Oakland, CA 94607-5200 © 1990-1994, Sun Microsystems, Inc., 4150 Network Circle Santa Clara, CA 95054 USA © 1994-2000, Scriptics Corporation, and other parties © 1998-1999; Aladdin Enterprises, 35 Eyal St., Kiryat Arye, Petach Tikva, Israel 49511 © 1999 and Jean-loup Gailly and Mark Adler © 1995-2005; RSA Security, Inc., 174 Middlesex Turnpike Bedford, MA 01730 © 2005.

All rights reserved. Associated third party license terms may be found at <install_dir>/doc/OpenSource/*

Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission.

Trademarks: Trademarks and service marks of Cadence Design Systems, Inc. contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 800.862.4522. All other trademarks are the property of their respective holders.

Restricted Permission: This publication is protected by copyright law and international treaties and contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this publication, or any portion of it, may result in civil and criminal penalties. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. Unless otherwise agreed to by Cadence in writing, this statement grants Cadence customers permission to print one (1) hard copy of this publication subject to the following conditions:

1. The publication may be used only in accordance with a written agreement between Cadence and its customer.
2. The publication may not be modified in any way.
3. Any authorized copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement.
4. The information contained in this document cannot be used in the development of like products or software, whether for internal or external use, and shall not be used for the benefit of any other party, whether or not for consideration.

Disclaimer: Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.

Restricted Rights: Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor

Contents

<u>Preface</u>	23
<u>Licensing</u>	23
<u>License Checkout Order</u>	26
<u>Lock Feature Licenses</u>	26
<u>Using License Queuing</u>	27
<u>Suspending and Resuming Licenses</u>	27
<u>Related Documents for Spectre</u>	28
<u>Third Party Tools</u>	29
<u>Typographic and Syntax Conventions</u>	29
<u>References</u>	30
1	
<u>Introducing the Virtuoso Spectre Circuit Simulator</u>	31
<u>Improvements over SPICE</u>	32
<u>Improved Capacity</u>	32
<u>Improved Accuracy</u>	32
<u>Improved Speed</u>	33
<u>Improved Reliability</u>	34
<u>Improved Models</u>	35
<u>Spectre Usability Features and Customer Service</u>	35
<u>Analog HDL</u>	35
<u>AHDL Linter</u>	36
<u>RF Capabilities</u>	37
<u>Periodic Analysis</u>	37
<u>Quasi-Periodic Analysis</u>	37
<u>Envelope Analysis</u>	38
<u>Harmonic Balance Steady State Analysis (HB)</u>	39
<u>Spectre Accelerated Parallel Simulator</u>	39
<u>Starting Spectre APS Simulations</u>	39
<u>Getting More Performance From Spectre APS Simulation</u>	40
<u>Specifying Multi-Threading Options</u>	41

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<u>APS Distributed Mode</u>	42
<u>Simulation Diagnostics</u>	44
<u>Spectre eXtensive Partitioning Simulator</u>	44
<u>XPS SRAM Simulation</u>	45
<u>XPS Flash Memory Simulation</u>	48
<u>XPS Mixed-Signal Design Simulation</u>	50
<u>Spectre MS Partitioning Report</u>	54
<u>Variation Analysis</u>	55
<u>Environments</u>	56

2

Getting Started with the Spectre Circuit Simulator 57

<u>Using the Example and Displaying Results</u>	58
<u>Sample Schematic</u>	58
<u>Sample Netlist</u>	60
<u>Elements of a Spectre Netlist</u>	60
<u>Instructions for a Spectre Simulation Run</u>	64
<u>Following Simulation Progress</u>	64
<u>Screen Printout</u>	64
<u>Viewing Your Output</u>	66
<u>Starting Virtuoso Visualization and Analysis XL</u>	66
<u>Plotting Signals</u>	67
<u>Changing the Trace Color</u>	70
<u>Learning More about Virtuoso Visualization and Analysis XL</u>	71

3

SPICE Compatibility 73

<u>Support for SPICE Netlists</u>	74
<u>P Spice Netlist and Device Model Support</u>	75

4

Spectre Netlists 77

<u>Netlist Statements</u>	78
<u>Netlist Conventions</u>	78

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<u>Basic Syntax Rules</u>	79
<u>Spectre Language Modes</u>	79
<u>Creating Component and Node Names</u>	80
<u>Escaping Special Characters in Names</u>	82
<u>Duplicate Specification of Parameters</u>	83
<u>Instance Statements</u>	83
<u>Formatting the Instance Statement</u>	83
<u>Examples of Instance Statements</u>	84
<u>Basic Instance Statement Rules</u>	85
<u>Identical Components or Subcircuits in Parallel</u>	85
<u>Analysis Statements</u>	87
<u>Basic Formatting of Analysis Statements</u>	87
<u>Examples of Analysis Statements</u>	88
<u>Basic Analysis Rules</u>	89
<u>Control Statements</u>	89
<u>Formatting the Control Statement</u>	90
<u>Examples of Control Statements</u>	90
<u>Model Statements</u>	92
<u>Formatting the model Statement</u>	92
<u>Creating a Model Alias</u>	92
<u>Creating an alias for a Subcircuit</u>	93
<u>Examples of model Statements</u>	93
<u>Using analogmodel for Model Passing (analogmodel)</u>	94
<u>Basic model Statement Rules</u>	96
<u>Input Data from Multiple Files</u>	97
<u>Syntax for Including Files</u>	97
<u>Formatting the include Statement</u>	98
<u>Rules for Using the include Statement</u>	98
<u>Example of include Statement Use</u>	100
<u>Reading Piecewise Linear (PWL) Vector Values from a File</u>	100
<u>Using Library Statements</u>	101
<u>Structural Verilog</u>	102
<u>Multidisciplinary Modeling</u>	103
<u>Setting Tolerances with the quantity Statement</u>	103
<u>Inherited Connections</u>	105

5

<u>Parameter Specification and Modeling Features</u>	107
<u>Instance (Component or Analysis) Parameters</u>	108
<u>Types of Parameter Values</u>	108
<u>Parameter Dimension</u>	108
<u>Parameter Ranges</u>	109
<u>Help on Parameters</u>	110
<u>Scaling Numerical Literals</u>	111
<u>Parameters Statement</u>	113
<u>Circuit and Subcircuit Parameters</u>	113
<u>Parameter Declaration</u>	113
<u>Parameter Inheritance</u>	114
<u>Parameter Referencing</u>	114
<u>Altering/Sweeping Parameters</u>	114
<u>Expressions</u>	115
<u>Behavioral Expressions</u>	118
<u>Built-in Constants</u>	124
<u>User-Defined Functions</u>	126
<u>Predefined Netlist Parameters</u>	127
<u>Subcircuits</u>	127
<u>Formatting Subcircuit Definitions</u>	127
<u>A Subcircuit Definition Example</u>	128
<u>Subcircuit Example</u>	129
<u>Rules to Remember</u>	130
<u>Calling Subcircuits</u>	131
<u>Modifying Subcircuit Parameter Values</u>	131
<u>Checking for Invalid Parameter Values</u>	132
<u>Conditional Subcircuits</u>	133
<u>Inline Subcircuits</u>	133
<u>Modeling Parasitics</u>	134
<u>Parameterized Models</u>	136
<u>Inline Subcircuits Containing Only Inline model Statements</u>	137
<u>Process Modeling Using Inline Subcircuits</u>	138
<u>Inline Inherited Subcircuit</u>	141
<u>Binning</u>	142

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<u>Auto Model Selection</u>	143
<u>Conditional Instances</u>	144
<u>Scaling Physical Dimensions of Components and Device Model Technology</u>	154
<u>Multi-Technology Simulation</u>	156

6

Modeling for Signal Integrity..... 159

<u>N-Port Modeling</u>	160
<u>N-Port Example</u>	160
<u>Creating an S-Parameter File Automatically</u>	161
<u>Creating an S, Y, or Z-Parameter File Manually</u>	161
<u>Reading the S, Y or Z-Parameter File</u>	162
<u>Improving the Modeling Capability of the N-Port</u>	166
<u>S-Parameter File Format Translator</u>	166
<u>Standard Scattering Parameter Modeling and Mixed-Mode Scattering Parameter Modeling</u>	167
<u>Transmission Line Modeling</u>	173
<u>Constant RLGC Matrices</u>	174
<u>Frequency-Dependent RLGC Data</u>	175
<u>2-D Field Solver Geometry and Material Information</u>	176
<u>S-Parameter Data</u>	179
<u>TLINE Parameters</u>	180
<u>Input/Output Buffer Modeling Using IBIS</u>	180
<u>IBIS Translator Model</u>	181
<u>Example of an IBIS Component Subcircuit</u>	181

7

Analyses..... 185

<u>Types of Analyses</u>	186
<u>Analysis Parameters</u>	188
<u>Specifying Parameter Defaults in a File</u>	189
<u>Probes in Analyses</u>	190
<u>Multiple Analyses</u>	191
<u>Multiple Analyses in a Subcircuit</u>	193
<u>Example</u>	193

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<u>DC Analysis</u>	194
<u>Selecting a Continuation Method</u>	196
<u>Enabling Fast DC Simulation</u>	196
<u>AC Analysis</u>	197
<u>Transient Analysis</u>	198
<u>Sweeping Parameters During Transient Analysis</u>	198
<u>Balancing Accuracy and Speed</u>	200
<u>The errpreset Parameter</u>	200
<u>Setting the Integration Method</u>	203
<u>Improving Transient Analysis Convergence</u>	204
<u>Controlling the Amount of Output Data</u>	204
<u>Calculating Transient Noise</u>	209
<u>Performing Small-Signal Analyses during a Transient Analysis</u>	210
<u>Generating EMIR Output During Transient Analysis</u>	211
<u>Pole Zero Analysis</u>	212
<u>Syntax</u>	212
<u>Example 1</u>	213
<u>Example 2</u>	213
<u>Example 3</u>	213
<u>Example 4</u>	213
<u>Output Log File</u>	213
<u>Other Analyses (sens, fourier, dcmatch, and stb)</u>	214
<u>Sensitivity Analysis</u>	214
<u>Fourier Analysis</u>	218
<u>DC Match Analysis</u>	220
<u>ACMatch Analysis</u>	226
<u>Stability Analysis</u>	229
<u>Advanced Analyses (sweep and montecarlo)</u>	233
<u>Sweep Analysis</u>	233
<u>Monte Carlo Analysis</u>	238
<u>Spectre Reliability Analysis</u>	254
<u>Reliability Simulation Block</u>	254
<u>Reliability Control Statements Reference</u>	260
<u>accuracy (*relxpert: accuracy)</u>	261
<u>age (*relxpert: age)</u>	262
<u>agelevel_only (*relxpert: agelevel_only)</u>	263

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<u>aging_analysis_name</u>	264
<u>check_neg_aging (*relxpert: .check_neg_aging)</u>	265
<u>degsort (*relxpert: degsort)</u>	266
<u>deg_ratio (*relxpert: .deg_ratio)</u>	267
<u>deltad (*relxpert: deltax)</u>	268
<u>dumpagemodel (*relxpert: dumpagemodel)</u>	269
<u>enablenativeage (*relxpert enable_negative_age)</u>	270
<u>enable_tmi_uri</u>	271
<u>gradual_aging_agepoint (*relxpert: agepoint)</u>	272
<u>gradual_aging_agemodel (*relxpert: agemodel)</u>	273
<u>idmethod (*relxpert: idmethod)</u>	275
<u>igatemethod (*relxpert: igatemethod)</u>	276
<u>isubmethod (*relxpert: isubmethod)</u>	277
<u>macrodevice (*relxpert: .macrodevice)</u>	278
<u>maskdev (*relxpert: maskdev)</u>	279
<u>minage (*relxpert: minage)</u>	280
<u>opmethod (*relxpert: opmethod)</u>	281
<u>reset_analysis_param</u>	282
<u>output_op_degrad</u>	283
<u>relx_tran (*relxpert: relx_tran)</u>	284
<u>report_model_param (*relxpert: report_model_param)</u>	285
<u>simmode</u>	286
<u>tmi_aging_mode (*relxpert: .tmi_aging_mode)</u>	287
<u>tmi_she_mindtemp (*relxpert: .tmi_she_mindtemp)</u>	288
<u>uri_lib (*relxpert: uri_lib)</u>	289
<u>User-Defined Reliability Models</u>	290
<u>Measuring the Reliability Analysis</u>	290

8

Control Statements

<u>The alter and altergroup Statements</u>	292
<u>Changing Parameter Values for Components</u>	292
<u>Changing Parameter Values for Models</u>	293
<u>Further Examples of Changing Component Parameter Values</u>	293
<u>Changing Parameter Values for Circuits</u>	294

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<u>The ic and nodeset Statements</u>	294
<u>Setting Initial Conditions for All Transient Analyses</u>	295
<u>Supplying Solution Estimates to Increase Speed</u>	296
<u>Specifying State Information for Individual Analyses</u>	297
<u>The info Statement</u>	300
<u>Specifying the Parameters You Want to Save</u>	301
<u>Specifying the Output Destination</u>	302
<u>Examples of the info Statement</u>	303
<u>Printing the Node Capacitance Table</u>	303
<u>The options Statement</u>	307
<u>options Statement Format</u>	307
<u>options Statement Example</u>	308
<u>Performing Parasitic Reduction</u>	308
<u>Setting Tolerances</u>	309
<u>Specifying Hierarchical Delimiters</u>	309
<u>Additional options Statement Settings You Might Need to Adjust</u>	310
<u>Simulation Config file Support</u>	310
<u>Computing the Constant Current</u>	311
<u>The paramset Statement</u>	312
<u>The save Statement</u>	313
<u>Saving Signals for Individual Nodes and Components</u>	313
<u>Saving Groups of Signals</u>	319
<u>Using Wildcards in the Save Statement</u>	323
<u>The print Statement</u>	328
<u>Examples</u>	329
<u>The set Statement</u>	329
<u>The shell Statement</u>	330
<u>The statistics Statement</u>	330

9

<u>Specifying Output Options</u>	331
<u>Signals as Output</u>	332
<u>Saving all AHDL Variables</u>	332
<u>Listing Parameter Values as Output</u>	332
<u>Specifying the Parameters You Want to Save</u>	333

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<u>Specifying the Output Destination</u>	334
<u>Examples of the info Statement</u>	334
<u>Preparing Output for Viewing</u>	334
<u>Output Formats Supported by the Spectre Simulator</u>	334
<u>Defining Output File Formats</u>	336
<u>Accessing Output Files</u>	336
<u>How the Spectre Simulator Creates Names for Output Directories and Files</u>	337
<u>Filenames for SPICE Input Files</u>	339
<u>Specifying Your Own Names for Directories</u>	339

10

<u>Running a Simulation</u>	341
<u>Running Spectre in 64-Bit</u>	342
<u>Starting Simulations</u>	343
<u>Specifying Simulation Options</u>	344
<u>Using License Queuing</u>	344
<u>Suspending a Simulation Automatically When Disc Space is Low</u>	345
<u>Suspending and Resuming Licenses</u>	345
<u>Determining Whether a Simulation Was Successful</u>	345
<u>Checking Simulation Status</u>	346
<u>Interrupting a Simulation</u>	346
<u>Recovering from Transient Analysis Terminations</u>	347
<u>Creating Saved State Files</u>	347
<u>Creating checkpoint Files</u>	348
<u>Creating Recovery Files from the Command Line</u>	349
<u>Setting Recovery File Specifications for a Single Analysis</u>	350
<u>Restarting a Transient Analysis</u>	350
<u>Output Directory after Recovery</u>	350
<u>Controlling Command Line Defaults</u>	351
<u>Examining the Spectre Simulator Defaults</u>	351
<u>Setting Your Own Defaults</u>	351
<u>References for Additional Information about Specific Defaults</u>	353
<u>Overriding Defaults</u>	353

11

<u>AHDL Linter Checks</u>	355
<u>About the AHDL Linter Feature</u>	356
<u>Using the AHDL Linter Feature in APS and XPS</u>	356
<u>Identifying AHDL Linter Messages</u>	359
<u>Static AHDL Linter Message</u>	360
<u>Dynamic AHDL Linter Message</u>	360
<u>Filtering AHDL Linter Messages</u>	360
<u>Using the ahdhelp Utility</u>	361

12

<u>Device and Circuit Checks</u>	363
<u>Device Checks</u>	364
<u>The assert Statement</u>	364
<u>The check Statement</u>	374
<u>The checklimit Statement</u>	375
<u>Format of Violations in the .violations File</u>	378
<u>Circuit Checks</u>	383
<u>Circuit Check Scoping</u>	383
<u>Output Format</u>	385
<u>Circuit Check SpiceVision PRO Integration</u>	385
<u>Circuit Check Syntax</u>	386
<u>Dynamic Checks</u>	387
<u>Static Checks</u>	439
<u>Workshop</u>	470

13

<u>Postlayout Simulation</u>	473
<u>Parasitic Reduction</u>	474
<u>EMIR Analysis</u>	474
<u>Spectre APS/XPS EMIR Flow Overview</u>	475
<u>EMIR Flow Setup</u>	478
<u>EMIR Results</u>	496
<u>SPF Checker</u>	497

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<u>Port Order Handling</u>	498
<u>Comparing the Direct And Iterated Method EMIR Results</u>	501
<u>SPEF Netlist Support</u>	504
<u>Power Gate Support</u>	504
<u>Signal Net IR Drop Analysis</u>	505
<u>Design Resistor EM Current Analysis</u>	506
<u>Blackbox Handling</u>	507
<u>Creating Power Macro Models</u>	507
<u>What-If EMIR Analysis</u>	512
<u>Temperature Handling</u>	515
<u>Static EMIR Analysis</u>	515
<u>Static Power Grid Solver</u>	516
<u>Other Features</u>	518
<u>Parasitic Backannotation of DSPF/SPEF/DPF Files</u>	520
<u>Postlayout Simulation Methodologies</u>	520

14

<u>Encryption</u>	533
<u>New key for Encryption</u>	534
<u>Encrypting a Netlist</u>	535
<u>What You can Encrypt</u>	536
<u>Encrypted Information During Simulation</u>	541
<u>Protected Device</u>	541
<u>Protected Node</u>	542
<u>Protected Global and Netlist Parameters</u>	542
<u>Protected Subcircuit Parameters</u>	542
<u>Protected Model Parameters</u>	542
<u>Multiple Name Spaces</u>	543

15

<u>Time-Saving Techniques</u>	545
<u>Specifying Efficient Starting Points</u>	546
<u>Reducing the Number of Simulation Runs</u>	546
<u>Adjusting Speed and Accuracy</u>	546
<u>Saving Time by Starting Analyses from Previous Solutions</u>	546

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<u>Saving Time by Specifying State Information</u>	547
<u>Setting Initial Conditions for All Transient Analyses</u>	547
<u>Supplying Solution Estimates to Increase Speed</u>	549
<u>Specifying State Information for Individual Analyses</u>	549
<u>Saving Time by Modifying Parameters during a Simulation</u>	552
<u>Changing Circuit or Component Parameter Values</u>	553
<u>Modifying Initial Settings of the State of the Simulator</u>	554
<u>Saving Time by Selecting a Continuation Method</u>	555

16

<u>Managing Files</u>	557
<u>About Spectre Filename Specification</u>	558
<u>Creating Filenames That Help You Manage Data</u>	558
<u>Creating Filenames by Modifying Input Filenames</u>	558
<u>Description of Spectre Predefined Percent Codes</u>	559
<u>Customizing Percent Codes</u>	560
<u>Creating Filenames from Parts of Input Filenames</u>	562

17

<u>Identifying Problems and Troubleshooting</u>	565
<u>Error Conditions</u>	566
<u>Invalid Parameter Values That Terminate the Program</u>	566
<u>Singular Matrices</u>	566
<u>Internal Error Messages</u>	568
<u>Time Is Not Strictly Increasing</u>	568
<u>Spectre Warning Messages</u>	568
<u>P-N Junction Warning Messages</u>	569
<u>Tolerances Might Be Set Too Tight</u>	570
<u>Parameter Is Unusually Large or Small</u>	570
<u>gmin Is Large Enough to Noticeably Affect the DC Solution</u>	571
<u>Minimum Timestep Used</u>	571
<u>Syntax Errors</u>	572
<u>Topology Messages</u>	572
<u>Model Parameter Values Clamped</u>	573
<u>Invalid Parameter Warnings</u>	573

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<u>Redefine Primitives Messages</u>	573
<u>Initial Condition Messages</u>	573
<u>Output Messages</u>	574
<u>Log File Messages</u>	574
<u>Customizing Error and Warning Messages</u>	574
<u>Selecting Limits for Parameter Value Warning Messages</u>	575
<u>Selecting Limits for Operating Region Warnings</u>	582
<u>Range Checking on Subcircuit Parameters</u>	583
<u>Formatting the paramtest Component</u>	583
<u>Controlling Program-Generated Messages</u>	585
<u>Specifying Log File Options</u>	585
<u>Correcting Convergence Problems</u>	586
<u>Correcting DC Convergence Problems</u>	586
<u>Correcting Transient Analysis Convergence Problems</u>	589
<u>Correcting Accuracy Problems</u>	589
<u>Suggestions for Improving DC Analysis Accuracy</u>	589
<u>Suggestions for Improving Transient Analysis Accuracy</u>	590
<u>Packaging a Test Case for Shipment to Cadence</u>	590
<u>Example</u>	591

A

<u>Example Circuits</u>	593
<u>Notes on the BSIM3v3 Model</u>	594
<u>Spectre Syntax</u>	594
<u>SPICE BSIM 3v3 Model</u>	594
<u>Spectre BSIM 3v3 Model</u>	595
<u>Ring Oscillator Spectre Deck for Inverter Ring with No Fanouts (inverter_ring.sp)</u>	595
<u>Ring Oscillator Spectre Deck for Two-Input NAND Ring with No Fanouts (nand2_ring.sp)</u>	597
<u>Ring Oscillator Spectre Deck for Three-Input NAND Ring with No Fanouts (nand3_ring.sp)</u>	598
<u>Ring Oscillator Spectre Deck for Two-Input NOR Ring with No Fanouts (nor2_ring.sp)</u>	600
<u>Ring Oscillator Spectre Deck for Three-Input NOR Ring with No Fanouts (nor3_ring.sp)</u>	601
<u>Opamp Circuit (opamp.cir)</u>	603
<u>Opamp Circuit 2 (opamp1.cir)</u>	603

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<u>Original Open-Loop Opamp (openloop.sp)</u>	603
<u>Modified Open-Loop Opamp (openloop1.sp)</u>	604
<u>Example Model Directory (q35d4h5.modsp)</u>	604

B

<u>Using Compiled-Model Interface</u>	605
<u>Installing Compiled-Model Interface (CMI)</u>	605
<u>Configuration File</u>	605
<u>Configuration File Format</u>	606
<u>Precedence for the CMI Configuration File</u>	608
<u>Configuration File Example</u>	608
<u>CMI Versioning</u>	609
<u>Checking the CMI Shared Library</u>	609

C

<u>Netlist Compiled Functions (NCF)</u>	611
<u>Loading a Plug-in</u>	611
<u>Using a NCF in a Spectre Netlist</u>	611
<u>Creating a Plug-in</u>	612
<u>Installing a NCF</u>	613
<u>Modifying the Default Behavior of a NCF</u>	614
<u>ncfSetNumArgs(ncfHandle t, int, int)</u>	614
<u>ncfSetDLLFunctionV1(ncfHandle t, ncfFunctionV1Ptr t)</u>	614
<u>Attaching Arbitrary Data to a NCF</u>	615

D

<u>Digital Vector File Format</u>	617
<u>General Definition</u>	619
<u>Vector Patterns</u>	621
<u>radix</u>	622
<u>io</u>	623
<u>vname</u>	624
<u>hier</u>	626
<u>tunit</u>	627

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<u>chk_ignore</u>	628
<u>chk_window</u>	629
<u>enable</u>	632
<u>period</u>	634
<u>mask</u>	635
<u>Signal Characteristics</u>	636
<u>Timing</u>	637
<u>idelay</u>	638
<u>odelay</u>	639
<u>tdelay</u>	640
<u>slope</u>	641
<u>tfall</u>	642
<u>trise</u>	643
<u>Voltage Threshold</u>	644
<u>vih</u>	645
<u>vil</u>	646
<u>voh</u>	647
<u>vol</u>	648
<u>avoh</u>	649
<u>avol</u>	650
<u>vref</u>	651
<u>vth</u>	652
<u>Driving Ability</u>	653
<u>hlz</u>	654
<u>outz</u>	655
<u>triz</u>	656
<u>Tabular Data</u>	657
<u>Absolute Time Mode</u>	657
<u>Period Time Mode</u>	657
<u>Valid Values</u>	658
<u>Vector Signal States</u>	658
<u>Input</u>	658
<u>Output</u>	659
<u>Example of a Digital Vector File</u>	659
<u>Frequently Asked Questions</u>	660
<u>Can I replace the bidirectional signal with an input and output vector?</u>	660

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<u>How do I verify the input stimuli?</u>	661
<u>How do I verify the vector check?</u>	661

E

<u>Verilog Value Change Dump Stimuli</u>	663
--	-----

<u>Processing the Value Change Dump File</u>	663
--	-----

<u>VCD Commands</u>	664
---------------------	-----

<u>VCD File Format</u>	665
------------------------	-----

<u>Definition Commands</u>	666
----------------------------	-----

<u>\$date</u>	667
---------------	-----

<u>\$enddefinitions</u>	668
-------------------------	-----

<u>\$scope</u>	669
----------------	-----

<u>\$timescale</u>	670
--------------------	-----

<u>\$upscope</u>	672
------------------	-----

<u>\$var</u>	673
--------------	-----

<u>\$version</u>	675
------------------	-----

<u>Data Commands</u>	676
----------------------	-----

<u>data</u>	676
-------------	-----

<u>time value</u>	676
-------------------	-----

<u>Signal Information File</u>	678
--------------------------------	-----

<u>Signal Information File Format</u>	679
---------------------------------------	-----

<u>Signal Matches</u>	680
-----------------------	-----

<u>.alias</u>	681
---------------	-----

<u>.scope</u>	683
---------------	-----

<u>.in</u>	684
------------	-----

<u>.out</u>	685
-------------	-----

<u>.bi</u>	686
------------	-----

<u>.chk ignore</u>	688
--------------------	-----

<u>.chkwindow</u>	689
-------------------	-----

<u>Signal Timing</u>	692
----------------------	-----

<u>.idelay</u>	693
----------------	-----

<u>.odelay</u>	694
----------------	-----

<u>.tdelay</u>	695
----------------	-----

<u>.tfall</u>	696
---------------	-----

<u>.trise</u>	697
---------------	-----

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<u>Voltage Threshold</u>	698
<u>.vih</u>	699
<u>.vil</u>	700
<u>.voh</u>	701
<u>.vol</u>	702
<u>Driving Ability</u>	703
<u>.outz</u>	703
<u>.triz</u>	703
<u>Hierarchical Signal Name Mapping</u>	704
<u>Enhanced VCD Commands</u>	708
<u>Signal Strength Levels</u>	708
<u>Value Change Data Syntax</u>	708
<u>Port Direction and Value Mapping</u>	710
<u>Enhanced VCD Format Example</u>	713
<u>Frequently Asked Questions</u>	714
<u>Is it necessary to modify the VCD/EVCD file to match the signals?</u>	714
<u>How can I verify the input stimuli?</u>	714
<u>How do I verify the output vector check?</u>	715
<u>Why should I use hierarchical signal name mapping?</u>	715
<u>What is the difference between CPU and user time?</u>	715
<u>Index</u>	717

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Preface

Virtuoso® Spectre® is a circuit simulator for circuit design and verification. It supports multiple netlist formats, all standard device models, a large variety of large and small signal analyses, design checking features, a large set of output formats, and advanced analyses like EMIR and device reliability.

Different simulation engines are integrated into Spectre – Spectre SPICE engine, Spectre® Accelerated Parallel Simulator (Spectre APS) high performance multi-core SPICE engine, and Spectre® Extensive Partitioning Simulator (Spectre XPS) advanced FastSPICE engine. Spectre APS targets high accuracy analysis of small-to-medium sized designs, such as ADC and PLL circuits, while Spectre XPS provides high performance simulation for SRAM and flash designs. An integrated solution that combines Spectre APS and Spectre XPS simulation methods is available for analyzing large mixed-signal designs.

Besides the comprehensive set of basic analyses, the Spectre circuit simulator provides the RF simulation capabilities to verify RF and communication circuits, such as mixers, oscillators, sample holds and switched-capacitor filters.

Additional information on the Spectre RF simulation option is covered in the *Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator RF Analysis User Guide*.

This user guide assumes that you are familiar with:

- The development, design, and simulation of integrated circuits.
- SPICE simulation.
- Virtuoso® Analog Design Environment (ADE).

Licensing

Cadence offers a base product plus an MMSIM option licensing model. Virtuoso® Spectre®, circuit simulator, Spectre® APS, and Spectre® XPS are the base products. The features provided in these base products are listed in [Table -1](#) on page 24, [Table -2](#) on page 24, and [Table -3](#) on page 25. In addition, the options available across each of these base products are listed in [Table -4](#) on page 25. Both the base products and the options are accessible using MMSIM tokens.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

For additional details on licensing, pricing and packaging contact your account manager.

Table -1 Virtuoso® Spectre® Circuit Simulator

Virtuoso Spectre Circuit Simulator Features
DC, small-signal analyses and transient
Monte Carlo, DC mismatch, Parametric sweep
Transient noise analysis
Reliability analysis
Encryption
Built-in Measurement Description Language (MDL)
MMSIM Toolbox for MATLAB® from The MathWorks
Cadence Proprietary Agemos Model
Cosimulation with Simulink® from The MathWorks
Broadband SPICE (BBSpice)

Table -2 Spectre® Accelerated Parallel Simulator (Spectre APS)

Spectre APS Single-Core Features
All analyses and features in Spectre
Parasitic Reduction
Parasitic Stitching
AHDL Linter
Postlayout Simulation
Static and Dynamic Circuit Checks

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Table -3 Spectre eXtensive Partitioning Simulator (Spectre XPS)

Dynamic and Power Simulation
Static and Dynamic Circuit Checks
Variation Analysis
Postlayout Simulation
AHDL Linter

Table -4 Virtuoso MMSIM Options for Virtuoso Spectre, Spectre APS, and Spectre XPS

MMSIM Option	Description
Virtuoso MMSIM RF option	Enables RF analysis with Spectre and Spectre APS
Virtuoso MMSIM CPU Accelerator option	Enables multi-core simulation up to 64 cores with Spectre APS base product on a single machine or across a cluster of machines (distributed processing). In addition, it enables EMIR analysis with Spectre APS base product and Virtuoso MMSIM Power option.
Virtuoso MMSIM Power option	Enables EMIR analysis with Spectre XPS base product. It also enables EMIR analysis with Spectre APS base product and the Virtuoso MMSIM CPU Accelerator option. This option is not available with Spectre base product.
Spectre Characterization Simulator option	Provides you access to the Spectre simulators for characterization simulation jobs only. It is only available as an option to Liberate characterization family of products. Please contact your account representative for further details.

Note: The EMIR analysis feature can also be accessed directly with the Spectre Electromigration and IR Drop Simulator product (`Spectre_EMIR`). The `Spectre_EMIR` license, if available, is checked out first when the EMIR analysis is enabled.

Note: For details on the capabilities and features offered with the Spectre RF analysis option, refer to the *Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator RF Analysis User Guide*.

License Checkout Order

The order in which the license features are checked out is determined either by a default checkout order or by a customized order that can be defined using the `+lorder` option. Spectre, Spectre APS, and Spectre XPS check for a license in the order specified using the `+lorder licenseList` option. Note that mixing of a la carte license and MMSIM tokens is not allowed.

To make it easier to specify license names with the `+lorder` option, a representative mnemonic license has been provided, as shown in [Table -5](#) on page 26.

Table -5 Mnemonic License Names and Corresponding License Feature

MMSIM	Virtuoso_Multi_mode_Simulation, Virtuoso_APS_MMSIM_Lk, Virtuoso_XPS_MMSIM_Lk
PRODUCT	Virtuoso_Spectre , Virtuoso_Acceler_Parallel_sc, Spectre_XPS

You can specify the following for `licenseList`:

`+lorder PRODUCT` - Spectre attempts to check out the product and options combination licenses only. If the licenses are not available, Spectre generates an error.

`+lorder MMSIM` - Spectre attempts to check out the Virtuoso_Multi_mode_Simulation (MMSIM) tokens only.

`+lorder PRODUCT:MMSIM` - Spectre attempts to check out product licenses first. If product licenses are not available, Spectre attempts to check out MMSIM tokens.

`+lorder MMSIM:PRODUCT` - Spectre attempts to check out MMSIM tokens first. If the tokens are not available Spectre attempts to check out product licenses.

The default license checkout order for features in Virtuoso Spectre, Spectre APS, and Spectre XPS base products is `PRODUCT:MMSIM`.

Note: The `+lorder` option is not supported for Spectre EMIR simulation runs.

Lock Feature Licenses

The lock feature license is no longer required for the MMSIM 11.1 release and beyond. However, for backward compatibility with MMSIM 7.0 to MMSIM 10.1 releases, an equal number of lock feature licenses listed below are required to accompany an equal number of

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Virtuoso_Multi_mode_Simulation license feature to give access to features and technologies in Spectre and APS.

- Virtuoso_Spectre_GXL_MMSIM_Lk is required to access features and technologies in MMSIM 10.1 and prior releases.
- Virtuoso_APS_MMSIM_Lk is required to access features and technologies in MMSIM 10.1 and prior releases.

Using License Queuing

You can turn on license queuing by using the `lqtimeout` command line option:

```
spectre +lqtimeout time_in_seconds
```

If a license is not available when you begin a simulation job, the Spectre circuit simulator waits in queue for a license for the specified time. If you specify the value 0 for this option, the Spectre circuit simulator waits indefinitely for a license. The `lqtimeout` option has no default value for the standalone Spectre circuit simulator. If you invoke Spectre through the Analog Design Environment, the default value for `lqtimeout` is 900 seconds. You can use the `lqsleep` option to specify the interval (in seconds) at which the Spectre circuit simulator should check for license availability. The default value for `lqsleep` is 30 seconds.

```
spectre +lqsleep interval
```

For more information on any of the above options, see `spectre -h`.

Suspending and Resuming Licenses

You can direct Spectre to release licenses when suspending a simulation job. This feature is aimed for users of simulation farms, where the licenses in use by a group of lower priority jobs may be needed for a group of higher priority jobs.

To enable this feature, simply start Spectre with the `+lsuspend` command line option. Press `ctrl+z` to suspend the simulation run and release the licenses. All licenses are checked in. To resume simulation, press `fg`. These keystrokes may not work if you have changed the default key bindings. You can also use the `kill` command to suspend and resume the simulation. You can suspend a simulation with `kill -s TSTP <pid>`. To resume the simulation, type `kill -s CONT <pid>`.

Note: When distributing simulation jobs with a Distributed Resource Management System (DRMS), suspend the simulation and release licenses by sending the `TSTP` signal. Resume jobs by sending the `CONT` signal."

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

For information on tracking token licensing, see the *Virtuoso® Software Licensing and Configuration Guide*.

In Virtuoso® Analog Design Environment, the `lqtimeout` and `lqsleep` options are controlled by the following options:

```
spectre.envOpts lsuspend boolean t
spectre.envOpts licQueueTimeOut string "900"
spectre.envOpts licQueueSleep string "30"
```

Related Documents for Spectre

This user guide contains information about the functionality. The following documents provide more information about Spectre RF and related products.

- The Spectre circuit simulator is often run within the analog circuit design environment, under the Cadence design framework II. To see how the Spectre circuit simulator is run under the analog circuit design environment, read the *Virtuoso Analog Design Environment User Guide*.
- To learn more about specific parameters of components and analyses, consult the Spectre online help (`spectre -h`).
- To learn more about the equations used in the Spectre circuit simulator, consult the *Virtuoso Simulator Components and Device Models Reference* manual.
- The Spectre circuit simulator also includes a waveform display tool, Virtuoso Visualization and Analysis tool, to use to display simulation results. For more information about the tool, see the *Virtuoso Visualization and Analysis User Guide*.
- For more information about using the Spectre circuit simulator with Verilog-A, see the *Cadence Verilog-A Language Reference* manual.
- For more information about RF theory, see *Virtuoso Spectre Circuit Simulator RF Analysis Theory*.
- For more information about how you work with the design framework II interface, see *Cadence Design Framework II Help*.
- For more information about specific applications of Spectre analyses, see *The Designer's Guide to SPICE & Spectre*¹.

1. Kundert, Kenneth S. *The Designer's Guide to SPICE & Spectre*. Boston: Kluwer Academic Publishers, 1995.

Third Party Tools

To view any `.swf` multimedia files, you need:

- Flash-enabled web browser, for example, Internet Explorer 5.0 or later, Netscape 6.0 or later, or Mozilla Firefox 1.6 or later. Alternatively, you can download Flash Player (version 6.0 or later) directly from the [Adobe](#) website.
- Speakers and a sound card installed on your computer for videos with audio.

Typographic and Syntax Conventions

This list describes the syntax conventions used for the Spectre circuit simulator.

<code>literal</code>	Nonitalic words indicate keywords that you must enter literally. These keywords represent command (function, routine) or option names, filenames and paths, and any other sort of type-in commands.
<i>argument</i>	Words in italics indicate user-defined arguments for which you must substitute a name or a value. (The characters before the underscore (<code>_</code>) in the word indicate the data types that this argument can take. Names are case sensitive.
	Vertical bars (OR-bars) separate possible choices for a single argument. They take precedence over any other character.
[]	Brackets denote optional arguments. When used with OR-bars, they enclose a list of choices. You can choose one argument from the list.
{ }	Braces are used with OR-bars and enclose a list of choices. You must choose one argument from the list.
...	Three dots (...) indicate that you can repeat the previous argument. If you use them with brackets, you can specify zero or more arguments. If they are used without brackets, you must specify at least one argument, but you can specify more.

Important

The language requires many characters not included in the preceding list. You must enter required characters exactly as shown.

References

Text within brackets ([]) is a reference. See Appendix A, References of the *Virtuoso Spectre Circuit Simulator Reference* manual for more detailed information.

Introducing the Virtuoso Spectre Circuit Simulator

The Virtuoso® Spectre® circuit simulator is a modern circuit simulator that uses direct methods to simulate analog and digital circuits at the differential equation level. The basic capabilities of the Spectre circuit simulator are similar in function and application to SPICE, but the Spectre circuit simulator is not descended from SPICE. The Spectre and SPICE simulators use the same basic algorithms—such as implicit integration methods, Newton-Raphson, and direct matrix solution—but every algorithm is newly implemented. Spectre algorithms, the best currently available, give you an improved simulator that is faster, more accurate, more reliable, and more flexible than previous SPICE-like simulators.

In addition to the baseline simulation functionalities, Spectre supports the accelerated parallel simulation (APS) technology, and the extensive partitioning simulation (XPS) technology, utilizing exactly the same Spectre simulation infrastructure - netlist format, analysis and options syntax, device models, output formats, feature functions, and so on. Spectre® APS maintains baseline Spectre simulation accuracy, fully supports all Spectre functionalities, provides significant single- and multi-core simulation performance, with an effective simulation capacity of multi-million transistors and tens of millions of parasitic elements. Spectre® XPS, incorporating a completely new circuit partitioning and multi-rate technology, further extends the simulation performance and simulation capacity to effectively enable full-chip simulation at advanced process nodes.

This chapter discusses the following:

- [Improvements over SPICE](#) on page 32
- [Analog HDL](#) on page 35
- [RF Capabilities](#) on page 37
- [Spectre Accelerated Parallel Simulator](#) on page 39
- [Spectre eXtensive Partitioning Simulator](#) on page 44
- [Environments](#) on page 56

Improvements over SPICE

The Spectre circuit simulator has many improvements over SPICE.

Improved Capacity

The Spectre circuit simulator can simulate larger circuits than other simulators because its convergence algorithms are effective with large circuits, because it is fast, and because it is frugal with memory and uses dynamic memory allocation. For large circuits, the Spectre circuit simulator typically uses less than half as much memory as SPICE.

Improved Accuracy

Improved component models and core simulator algorithms make the Spectre circuit simulator more accurate than other simulators. These features improve Spectre accuracy:

- Advanced metal oxide semiconductor (MOS) and bipolar models
 - ❑ The Spectre BSIM3v3 is a physics-based metal-oxide semiconductor field effect transistor (MOSFET) model for simulating analog circuits.
 - ❑ The Spectre models include the MOS0 model, which is even simpler and faster than MOS1 for simulating noncritical MOS transistors in logic circuits and behavioral models, MOS 9, EKV, BTA-HVMOS, BTA-SOI, VBIC95, TOM2, HBT, and many more.
- Charge-conserving models

The capacitance-based nonlinear MOS capacitor models used in many SPICE derivatives can create or destroy small amounts of charge on every time step. The Spectre circuit simulator avoids this problem because all Spectre models are charge-conserving.
- Improved Fourier analyzer

The Spectre circuit simulator includes a two-channel Fourier analyzer that is similar in application to the SPICE `.FOURIER` statement but is more accurate. The Spectre simulator's Fourier analyzer has greater resolution for measuring small distortion products on a large sinusoidal signal. Resolution is normally greater than 120 dB. Furthermore, the Spectre simulator's Fourier analyzer is not subject to aliasing, a common error in Fourier analysis. As a result, the Spectre simulator can accurately compute the Fourier coefficients of highly discontinuous waveforms.
- Better control of numerical error

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Many algorithms in the Spectre circuit simulator are superior to their SPICE counterparts in avoiding known sources of numerical error. The Spectre circuit simulator improves the control of local truncation error in the transient analysis by controlling error in the voltage rather than the charge.

In addition, the Spectre circuit simulator directly checks Kirchhoff's Current Law (also known as Kirchhoff's Flow Law) at each time step, improves the charge-conservation accuracy of the Spectre circuit simulator, and eliminates the possibility of false convergence.

- Superior time-step control algorithm

The Spectre circuit simulator provides an adaptive time-step control algorithm that reliably follows rapid changes in the solution waveforms. It does so without limiting assumptions about the type of circuit or the magnitude of the signals.

- More accurate simulation techniques

Techniques that reduce reliability or accuracy, such as device bypass, simplified models, or relaxation methods, are not used in the Spectre circuit simulator.

- User control of accuracy tolerances

For some simulations, you might want to sacrifice some degree of accuracy to improve the simulation speed. For other simulations, you might accept a slower simulation to achieve greater accuracy. With the Spectre circuit simulator, you can make such adjustments easily by setting a single parameter.

Improved Speed

The Spectre circuit simulator is designed to improve simulation speed. The Spectre circuit simulator improves speed by increasing the efficiency of the simulator rather than by sacrificing accuracy.

- Faster simulation of small circuits

The average Spectre simulation time for small circuits is typically two to three times faster than SPICE. The Spectre circuit simulator can be over 10 times faster than SPICE when SPICE is hampered by discontinuity in the models or problems in the code. Occasionally, the Spectre circuit simulator is slower when it finds ringing or oscillation that goes unnoticed by SPICE. This can be improved by setting the `macromodels` option to `yes`.

- Faster simulation for large circuits

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The Spectre circuit simulator is generally two to five times faster than SPICE with large circuits because it has fewer convergence difficulties and because it rapidly factors and solves large sparse matrices.

Improved Reliability

The Spectre circuit simulator offers you the following improvements in reliability:

- Improved convergence

Spectre proprietary algorithms ensure convergence of the Newton-Raphson algorithm in the DC analysis. The Spectre circuit simulator virtually eliminates the convergence problems that earlier simulators had with transient simulation.

- Helpful error and warning messages

The Spectre circuit simulator detects and notifies you of many conditions that are likely to be errors. For example, the Spectre circuit simulator warns of models used in forbidden operating regions, of incorrectly wired circuits, and of erroneous component parameter values. By identifying such common errors, the Spectre circuit simulator saves you the time required to find these errors with other simulators.

The Spectre circuit simulator lets you define soft parameter limits and sends you warnings if parameters exceed these limits.

- Thorough testing

Automated tests, which include over 10,000 test circuits, are constantly run on all hardware platforms to ensure that the Spectre circuit simulator is consistently reliable and accurate.

- Benchmark suite

There is an independent collection of SPICE netlists that are difficult to simulate. You can obtain these circuits from the Microelectronics Center of North Carolina (MCNC) if you have File Transfer Protocol (FTP) access on the Internet. You can also get information about the performance of several simulators with these circuits.

The Spectre circuit simulator has successfully simulated all of these circuits. Sometimes the netlists required minor syntax corrections, such as inserting balancing parentheses, but circuits were never altered, and options were never changed to affect convergence.

Improved Models

The Spectre circuit simulator has MOSFET Level 0–3, BSIM1, BSIM2, BSIM3, BSIM3v3, BSIM4, BSIMCMG, BSIMSOI, PSP, HiSIM2, LDMOS, EKV, MOS9, JFET, TOM2, GaAs MESFET, BJT, VBIC, HBT, diode, and many other models. It also includes the temperature effects, noise, and MOSFET intrinsic capacitance models.

The Spectre Compiled Model Interface (CMI) option lets you integrate new devices into the Spectre simulator using a very powerful, efficient, and flexible C language interface. This CMI option, the same one used by Spectre developers, lets you install proprietary models.

Spectre Usability Features and Customer Service

The following features and services help you use the Spectre circuit simulator easily and efficiently:

- You can use Spectre soft limits to catch errors created by typing mistakes.
- Spectre diagnosis mode, available as an options statement parameter, gives you information to help diagnose convergence problems.
- You can run the Spectre circuit simulator standalone or run it under the Virtuoso® analog design environment. To see how the Spectre circuit simulator is run under the analog circuit design environment, read the *Virtuoso Analog Design Environment User Guide*. You can also run the Spectre circuit simulator in the Composer-to-Spectre direct simulation environment. The environment provides a graphical user interface for running the simulation.
- The Spectre circuit simulator gives you an online help system. With this system, you can find information about any parameter associated with any Spectre component or analysis. You can also find articles on other topics that are important to using the Spectre circuit simulator effectively.
- If you experience a stubborn convergence or accuracy problem, you can send the circuit to Customer Support to get help with the simulation. For current phone numbers and e-mail addresses, see the following web site:
<http://support.cadence.com/wps/mypoc/cos?uri=deeplinkmin:COSHome>

Analog HDL

The Spectre circuit simulator works with Verilog®-A, an analog high-level description language (AHDL). The Verilog-A language is an open standard and is part of the Spectre

Verilog-A option. The Verilog-A language is upward compatible with Verilog-AMS, a powerful and industry-standard mixed-signal language.

The Verilog-A language uses functional description text files (modules) to model the behavior of electrical circuits and other systems. It allows you to create your own models by simply writing down the equations. The AHDL lets you describe models in a simple and natural manner. This is a higher level modeling language than previous modeling languages, and you can use it without being concerned about the complexities of the simulator or the simulator algorithms. In addition, you can combine AHDL components with Spectre built-in primitives.

The Verilog-A language lets designers of analog systems and integrated circuits create and use modules that encapsulate high-level behavioral descriptions of systems and components. The behavior of each module is described mathematically in terms of its terminals and external parameters applied to the module. Designers can use these behavioral descriptions in many disciplines (electrical, mechanical, optical, and so on).

The Verilog-A language borrows many constructs from Verilog and the C programming language. These features are combined with a minimum number of special constructs for behavioral simulation. These high-level constructs make it easier for designers to use a high-level description language for the first time.

AHDL Linter

You can use the AHDL Linter feature to analyze the Spectre/Spectre APS testcases containing Verilog-A models. The AHDL Linter feature enables you to detect issues in the Verilog-A models. AHDL Linter checks the design for:

- Design consistency, reusability, and portability
- Semantic correctness

AHDL linter consists of static and dynamic lint checks. Static lint checks are performed before analysis. Dynamic lint checks are performed during analysis for dynamic modeling issues.

AHDL Linter in Spectre/Spectre APS is activated using the following command-line options:

Spectre Baseline

```
%spectre -ahdllint netlist.scs
```

Spectre with APS

```
%spectre +aps -ahdllint netlist.scs
```

For more information on the AHDL Linter feature, refer to [AHDL Linter Checks](#) on page 355.

RF Capabilities

The Virtuoso® Spectre® circuit simulator RF analysis (Spectre RF) analyses add capabilities to the Spectre circuit simulator, such as direct, efficient computation of steady-state solutions and simulation of circuits that translate frequency. You use the Spectre RF analyses in combination with the Fourier analysis capability of the Spectre circuit simulator and with the Verilog-A behavioral modeling language.

Periodic Analysis

- Periodic Steady-State Analysis, PSS (Large-Signal)
- Periodic AC Analysis, PAC (Small-Signal)
- Periodic S-Parameter Analysis, PSP (Small-Signal)
- Periodic Transfer Function Analysis, PXF (Small-Signal)
- Periodic Noise Analysis, Pnoise (Small-Signal)
- Periodic Stability Analysis, Pstab (Small-Signal)

Periodic Steady-State (PSS) analysis is a large-signal analysis that directly computes the periodic steady-state response of a circuit. With PSS, simulation times are independent of the time constants of the circuit, so PSS can quickly compute the steady-state response of circuits with long time constants, such as high-Q filters and oscillators. You can also sweep frequency or other variables using PSS.

After completing a PSS analysis, the Spectre RF simulator can model frequency conversion effects by performing one or more of the periodic small-signal analyses, Periodic AC analysis (PAC), Periodic S-Parameter analysis (PSP), Periodic Transfer Function analysis (PXF), Periodic Noise analysis (Pnoise) and Periodic Stability Analysis (Pstab). The periodic small-signal analyses are similar to the Spectre L AC, SP, XF, Noise analyses and STB, but you can apply the periodic small-signal analyses to periodically driven circuits that exhibit frequency conversion. Examples of important frequency conversion effects include conversion gain in mixers, noise in oscillators, and filtering using switched-capacitors.

Therefore, with periodic small-signal analyses you apply a small signal at a frequency that may be noncommensurate (not harmonically related) to the small signal fundamental. This small signal is assumed to be small enough so that it is not distorted by the circuit.

Quasi-Periodic Analysis

- Quasi-Periodic Steady-State Analysis, QPSS (Large-Signal)

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- Quasi-Periodic AC Analysis, QPAC (Small-Signal)
- Quasi-Periodic S-Parameter Analysis, QPSP (Small-Signal)
- Quasi-Periodic Transfer Function Analysis, QPXF (Small-Signal)
- Quasi-Periodic Noise Analysis, QPnoise (Small-Signal)

Quasi-Periodic Steady-State (QPSS) analysis, a large-signal analysis, is used for circuits with multiple large tones. With QPSS, you can model periodic distortion and include harmonic effects. (Periodic small-signal analyses assume the small signal you specify generates no harmonics). QPSS computes both a large signal, the periodic steady-state response of the circuit, and also the distortion effects of a specified number of moderate signals, including the distortion effects of the number of harmonics that you choose.

With QPSS, you can apply one or more additional signals at frequencies not harmonically related to the large signal, and these signals can be large enough to create distortion. In the past, this analysis was called Pdisto analysis.

Quasi-Periodic Noise (QPnoise) analysis is similar to a transient noise analysis, except that it includes frequency conversion and inter-modulation effects. QPnoise analysis is useful for predicting the noise behavior of mixers, switched-capacitor filters and other periodically or quasi-periodically driven circuits. QPnoise analysis linearizes the circuit about the quasiperiodic operating point computed in the prerequisite QPSS analysis. It is the quasiperiodically time-varying nature of the linearized circuit that accounts for the frequency conversion and inter-modulation.

Envelope Analysis

Envelope analysis computes the envelope response of a circuit. The simulator automatically determines the clock period by looking through all the sources with the specified name. Envelope-following analysis is most efficient for circuits where the modulation bandwidth is orders of magnitude lower than the clock frequency. This is typically the case, for example, in circuits where the clock is the only fast varying signal and other input signals have a spectrum whose frequency range is orders of magnitude lower than the clock frequency. For another example, the down conversion of two closely placed frequencies can also generate a slow-varying modulation envelope. The analysis generates two types of output files, a voltage versus time (td) file, and an amplitude/phase versus time (fd) file for each specified harmonic of the clock fundamental.

Harmonic Balance Steady State Analysis (HB)

This analysis uses harmonic balance (in the frequency domain) to compute the response of circuits that have either one fundamental frequency (periodic steady-state, PSS) or that have multiple fundamental frequencies (Quasi-Periodic Steady State, QPSS). The simulation time required for an HB analysis is independent of the time-constants of the circuit. This analysis also determines the circuit's periodic or quasi-periodic operating point, which can then be used during a periodic or quasi-periodic time-varying small-signal analysis, such as HBAC or HBnoise.

Usually, harmonic balance (HB) analysis is a very efficient way to simulate weakly nonlinear circuits. Also, HB analysis works better than shooting analysis (in the time domain) for frequency dependent components, such as delay, transmission line, and S-parameter data.

For more information on the RF capabilities, refer to the *Spectre® Circuit Simulator and Accelerated Parallel Simulator RF Analysis User Guide*.

Spectre Accelerated Parallel Simulator

In addition to the baseline simulation functionalities, Spectre supports the APS technology. Spectre APS provides significant performance gain and simulation capacity over the baseline Spectre simulation with minimum or no accuracy degradation.

The Spectre APS technology contains newer and better performance technologies to further speed up device evaluation, and particularly speeding up the matrix solving part of computation that often dominates large and postlayout circuit simulation.

The Spectre APS technology supports multi-threading on multi-core computer platforms.

Starting Spectre APS Simulations

To start an Spectre APS simulation:

```
% spectre +aps commandline_options ...
```

You can specify an `errpreset` value to the `+aps` command-line parameter that will overwrite the `errpreset` value in all transient analyses in the netlist. When a value for the `aps` parameter is not specified, the `errpreset` value on the analysis statement is used.

For more information on the `errpreset` parameter, see [The errpreset Parameter](#) on page 200.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

To run Spectre baseline:

```
% spectre [+errpreset=liberal | moderate | conservative ...] input.scs
```

To run Spectre with APS:

```
% spectre +aps[=liberal|moderate|conservative] netlist
```

or

```
% spectre +aps [+errpreset=liberal|moderate|conservative] netlist
```

Example

```
% spectre +aps=liberal adc.scs
```

Spectre APS is launched on the design of `adc.scs` using the liberal setting.

Getting More Performance From Spectre APS Simulation

Spectre APS uses identical simulation algorithms (numerical tolerance control, time step control, Newton iteration control, analytical device model, and so on) as baseline Spectre. It is designed to produce identical simulation results as baseline Spectre. Spectre is known to focus and produce accurate simulation results, Spectre APS preserves all of these numerical simulation algorithms and it is expected to produce a near identical simulation numerical noise floor as baseline Spectre. This tight accuracy correlation between baseline Spectre and Spectre APS does restrict some additional simulation performance.

To further speed up simulation, you can use the `++aps` simulation mode. The `++aps` simulation mode has exactly the same use model and simulation feature coverage as default Spectre APS. You can start a `++aps` simulation, as follows:

```
% spectre ++aps ...
```

`++aps` supports the same `errpreset` parameters and uses the same numerical tolerance controls as baseline Spectre and Spectre APS. However, it is not restricted to use the same time step and Newton iteration control algorithms. The `++aps` simulation produces a similar simulation numerical noise floor as baseline Spectre and Spectre APS.

Postlayout simulation often poses a severe simulation performance challenge. It makes DC analysis difficult to converge and transient simulation much longer to complete. There are many numerical techniques available in Spectre to address these challenges, such as parasitic RC reduction, effective and accurate coupling capacitor handling, and specific DC algorithm for postlayout simulation. A simple `+postlayout` command-line option is available in Spectre for maximizing postlayout simulation performance. You can start a Spectre APS simulation on a postlayout design, as shown below.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
% spectre ++aps +postlayout ...
```

Circuit simulation performance is directly related to the core simulation engine, but often can be heavily skewed due to certain computationally-intensive simulation features, such as device checking asserts, and large amount of current and power probing. To assist simulation performance debugging, a lightweight (+lite) simulation setting that automatically strips away all of these computationally-intensive peripheral simulation features is available. You can enable the lightweight simulation, as follows:

```
% spectre +aps +lite ...
```

Specifying Multi-Threading Options

Spectre APS, by default, supports multi-threaded computation on multi-core computer platforms.

The default settings for multi-threading for Spectre APS are given below:

Default Multithreading	Default number of threads when Multithreading is on	Maximum number of threads allowed
On	8	64

To turn off multithreading, use the following commands:

```
% spectre +aps -mt ...
```

To manually specify the number of threads to be used, instead of the default maximum threads, use the following command:

```
% spectre +aps +mt=4 ...
```

```
% spectre +xps=s +mt=4 ...
```

When running multiple multi-threading simulation sessions on a single machine, it is recommended that you fix the simulation session to particular cores. Otherwise, different sessions can race against each other to get the available cores, resulting in non-optimum simulation performance. For example, when running two 4-thread simulation sessions on an 8-core machine, you can start the simulation sessions as:

```
% spectre +aps -processor 0-3 +mt=4 ...
```

and

```
% spectre +aps -processor 4-7 +mt=4 ...
```

Spectre supports various computer farm management tools, such as LSF, Sungrid engine, and LoadLeveler with the following statement:

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
% spectre +aps +mt=lsf | sge | loadleveler | farm ...
```

where the Spectre session will use the number of cores allocated by the farm tools.

To benefit from multi-threading technology, a circuit should have at least 250 devices. When a circuit is too small, the multi-threading option is turned off automatically.

By default, multithreading runs in passive mode, which means that if there is no job in the queue, a thread becomes inactive until a job is added to the queue. This may impact simulation performance. You can use the `+mtmode=active` command-line option to keep the threads active at all times so that there is no performance loss.

Note: Spectre baseline does not support multithreading.

Using the query Option

The `+query` command-line option with possible values of `mtinfo`, `meminfo`, `all`, `alllic`, and `tokenlic` (default) enables you to get an estimate of the number of threads or licenses required to run a simulation without actually running the simulation.

- `mtinfo` - prints the recommended number of threads required to run the simulation in a multi-threaded environment.
- `meminfo` - prints an estimate of the memory that would be required to run a design
- `all` - prints both the number of threads and the estimate of memory that would be required to run a design.
- `alllic` - prints all possible combination of licenses required to run a design.
- `tokenlic` - prints the number of MMSIM tokens required to run the design.

Example

```
% spectre +query=mtinfo +aps input.scs.....
```

APS Distributed Mode

Spectre APS distributed mode is designed to further speed-up the long run times for Transient analysis, by using more computer cores across multiple computers, using single or multiple cores on each computer. It has the equivalent convergence and accuracy as Spectre APS. The netlist syntax, device models, analysis setups, and output formats are fully compatible with Spectre APS and Spectre. In the current release, only DC and transient analyses are supported, all other analyses and features will be made available in subsequent releases.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Three methods of job distribution are now supported; using LSF, SGE, and `rsh` or `ssh`. The command-line options `+aps` and `+dp` are required to invoke the distributed mode. If any of these options is missing, simulation will not run with distributed mode.

To distribute a job using `rsh` onto two hosts, *hostA* and *hostB* (with each host using four cores), the following command can be used.

```
% spectre +aps +dp +hosts "hostA:4 hostB:4" /hm/test/input.scs
```

Note: All paths specified here, for example, `/hm/test/input.scs` should be network accessible.

By default, `rsh` is used to start jobs on the specified hosts when LSF is not being used.

```
% spectre +aps +dp=rsh +hosts "hostA:4 hostB:4" /hm/test/input.scs
```

If you need to use `ssh` instead of `rsh`, the `ssh` argument must be given to the `+dp` option, but the `+hosts` argument can remain unchanged.

```
% spectre +aps +dp=ssh +hosts "hostA:4 hostB:4" /hm/test/input.scs
```

In the LSF use-model, it is assumed that Spectre APS is started using the LSF job submission command, or a user-specific wrapper. Spectre APS automatically detects this and queries LSF for a list of hosts allocated to the job by LSF, and the number of cores allocated on each host. Add `+dp` option to ensure that distributed mode is started.

In the following example, the `bsub` command is used to request eight cores, possibly on different machines. Spectre APS will automatically use the allocated cores and machines.

```
% bsub -n 8 -q rnd -P myProject -R "OSREL==EE40" "spectre +aps +dp /hm/test/input.scs =log /hm/test/input.log"
```

Notes on APS distributed mode

1. Since the `span[host=1]` option is not provided on the resource string `-R` option to `bsub`, LSF is not required to get all 8 cores on the same machine.

Use the following `bsub` to request two machines, 4 cores on each to run to job in distributed mode.

```
% bsub -n 8 -q rnd -P myProject -R "OSREL==EE40 && CPUS>=4) span[ptile=4]" "spectre +aps +dp /hm/test/input.scs =log /hm/test/input.log"
```

2. It is recommended to use identical machine configuration for all the hosts, and an equal number of cores on each host for performance testing.
3. To run Spectre APS distributed mode, devices with up to 50k are recommended with at least two hosts.

4. When running with `ssh`, it is recommended to use password-less mode by `ssh-keygen` to generate private and public key. Copy the public key to remote hosts before starting the simulation.

Simulation Diagnostics

At times, you need additional debugging information to investigate the performance or convergence-related simulation issues. By default, the simulation log file now contains a pre-simulation summary and a post-transient simulation summary with suggestions on how to speed up the simulation further. In addition, you can use the Spectre command-line option, `+diagnose`, to dump additional debugging information into the simulation log file. The following is an example of using the `+diagnose` option:

```
% spectre +aps +diagnose input.scs
```

The `+diagnose` option automatically enables the AHDL linter feature, and outputs the following additional information to the log file:

- Convergence-related information for time steps less than 1ps. This can be controlled by using the `warnminstep` option.
- A summary containing statistics about time steps, nodes with convergence issues, and node or device activity information.

Note: The `+diagnose` option has minimal impact on the simulation time, however, it generates a lot of information and may not be appropriate for general use.

Spectre eXtensive Partitioning Simulator

Spectre[®] eXtensive Partitioning Simulator (Spectre[®] XPS) is a newer generation of Cadence transistor-level circuit simulator emphasizing high simulation performance and large simulation capacity, with a vision to fundamentally address the design and verification needs of full-chip low-power designs at advanced process nodes. The current release provides the simulation technology and features for SRAM applications, flash memories, and mixed-signal designs.

The Spectre XPS simulation technology is integrated into the Spectre binary, sharing the same product infrastructure with Spectre and Spectre APS. The Spectre XPS use model is identical to that of Spectre and Spectre APS, with the netlist syntax, device models, analysis setups, and output formats being fully compatible.

XPS SRAM Simulation

For SRAM simulation, Spectre XPS supports a high performance/capacity FastSpice mode (+xps) and a high accuracy SPICE mode (+xps=s). Each of these modes can be further optimized for timing simulation (+cktpreset=sram) and power simulation (+cktpreset=sram_pwr). In addition, there is a speed option (+speed) that can be used to trade-off accuracy and performance; speed=1 is the most accurate while speed=5 is the fastest.

The following table summarizes all available settings where x indicates the availability of a particular setting:

Speed (+speed=#)	Spectre XPS FastSpice (+xps)		Spectre XPS Spice (+xps=s)	
	Timing (+cktpreset=sram)	Power (+cktpreset=sram_pwr)	Timing (+cktpreset=sram)	Power (+cktpreset=sram_pwr)
1			x	x
2	x	x	x	x
3			Default	Default
4			x	
5	Default	Default		

When using a SPICE runset, add the +spice option to ensure that the netlist convention and device models are consistently interpreted as traditional SPICE, instead of Spectre.

Since most Spectre XPS applications are large postlayout designs, use the -64 command-line option to enable the 64-bit version of Spectre.

The high accuracy SPICE mode (+xps=s) supports multi-threading computation on multi-core platforms. Multi-threading is enabled by default in Spectre XPS SPICE mode and the default number of threads used is 8. The maximum number of threads allowed is 64. You can turn off multi-threading by using the following command:

```
% spectre +xps=s -mt ....
```

Note: Like Spectre APS, there is no need to specify +mt at the command line for Spectre XPS SPICE mode. However, if you want to manually specify the number of threads to be used, instead of the default maximum threads, you can use the +mt command-line option, as follows:

```
% spectre +xps=s +mt=4....
```

XPS SRAM Timing Simulation

When simulation speed is the primary concern, the default (`speed=5`) FastSPICE mode (`+xps`) can be invoked in an SRAM simulation, as shown below.

```
% spectre +xps +cktpreset=sram input.scs ...
```

The accuracy of the FastSPICE mode can be increased by using the `speed=2` option, as shown below.

```
% spectre +xps +speed=2 +cktpreset=sram input.scs ...
```

To further increase the timing simulation accuracy, particularly for critical cut SRAM simulation, or small-medium sized full macro SRAM simulation, the default (`speed=3`) SPICE mode (`xps=s`) can be used, as follows:

```
% spectre +xps=s +cktpreset=sram input.scs ...
```

The accuracy of the SPICE mode simulation can be fine-tuned using the `speed` option; `speed=1` being the most accurate, while `speed=4` being the fastest. The recommended setting is either default (`speed=3`) or `speed=4`. The following two commands are equivalent:

```
% spectre +xps=s +speed=4 +cktpreset=sram input.scs ...
```

```
% spectre +xps=s4 +cktpreset=sram input.scs ...
```

XPS SRAM Power Simulation

The SRAM timing simulation settings can be used in both timing and power simulation, however, a power simulation mode is available that further optimizes power and current accuracy and simulation performance.

To invoke power optimization in the FastSPICE simulation mode, use the following command:

```
% spectre +xps +cktpreset=sram_pwr +speed=2 input.scs ...
```

The SPICE mode is often used in power and current simulation. The recommended SPICE mode setting is the default (`speed=3`) and `speed=2`.

```
% spectre +xps=s +cktpreset=sram_pwr input.scs ...
```

```
% spectre +xps=s +speed=2 +cktpreset=sram_pwr input.scs ...
```

XPS SRAM Postlayout Simulation

Spectre XPS is optimized to handle large postlayout SRAM designs. It directly simulates a flat DSPF/DPF/SPEF postlayout netlist by including the file that is commonly used in SRAM designs, as shown below.

```
include "file.spf" (Spectre syntax)
.include "file.spf" (SPICE syntax)
```

XPS SRAM Leakage Current Simulation

Leakage current and power are measured in various standby and power-down modes. Traditionally, these simulations require a careful selection of measurement time points, where the circuit signals have to settle down to a steady state. Spectre XPS accelerates the leakage current and power simulation by deploying a new methodology that requires you to only provide the time point where all input signals are at their steady state.

To enable the leakage current and power simulation in Spectre XPS, use the following options:

```
opt1 options leaki_times=[4u 10u] //(defines input-steady state time points)
.probe tran i(v1) i(vdd) //(current probes on power supplies)
% spectre +xps +cktpreset=sram_pwr... //(enables high accuracy simulation)
```

As a result of the above settings, Spectre XPS performs a transient simulation till 4 μ s. It also performs a leakage analysis with the circuit biased at the 4 μ s condition to calculate the leakage currents `i(v1)` and `i(vdd)`. Spectre XPS then continues transient simulation till 10 μ s and performs another leakage analysis with the circuit biased at the 10 μ s condition. The result of the leakage current simulation is reported in a file with the extension `leaki`, as shown below.

```
i(v1): t= 4.0000e-06    val= -2.1293e-10
i(vdd): t= 4.0000e-06    val= -3.1166e-09
i(v1): t= 1.0000e-05    val= -4.3421e-10
i(vdd): t= 1.0000e-05    val= -6.9654e-09
```

XPS Flash Memory Simulation

Spectre XPS has been designed to significantly reduce the simulation time of flash memory designs. In addition, the target is to complete a fully extracted postlayout simulation on full chip design within acceptable accuracy degradation.

For flash simulation, Spectre XPS supports a high performance/capacity FastSPICE mode (+xps), and an accurate SPICE mode for small blocks in a flash design. The +speed command-line option that is used in SRAM application is not supported for flash design.

Adjusting Speed and Accuracy of XPS Flash Memory Simulation

You can use two global options, `sim_opt_acc` and `sim_opt_analog`, to adjust the speed and accuracy settings of an XPS flash memory simulation.

The `sim_opt_acc` option with possible values of 2, 4, and 8 can be used to get better speed and accuracy.

- `sim_opt_acc=2` can be set on larger logic blocks (>10k devices) to get better performance.
- `sim_opt_acc=4` can be set to get accurate power simulation or postlayout backannotation run.
- `sim_opt_acc=8` can be set on smaller blocks (<500 devices) to get better timing accuracy.

The `sim_opt_analog` option with possible values of 6 and 7 can be set on pump/regulator blocks to obtain high accuracy.

- `sim_opt_analog=6` can be set on charge pump, regular blocks, or other sensitive analog blocks (500-10k devices) to get good accuracy.
- `sim_opt_analog=7` is more conservative than value 6 and improves XPS accuracy further. However, it is targeted at smaller blocks to minimize the impact on performance.

Starting an XPS Flash Memory Simulation

You can invoke the flash simulation in FastSPICE mode, as shown below.

```
% spectre +xps +cktpreset=flash input.scs ...
```

For small block-level designs that require high accuracy tolerance, the default SPICE mode can be used.

```
% spectre +xps=s +cktpreset=flash input.scs ...
```


Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Note: The SPICE mode is not recommended for medium-to-large sized blocks in a flash design.

When using a SPICE runset, add the `+spice` option to ensure that netlist convention and device models are interpreted in a consistent manner as traditional SPICE, instead of Spectre. For large mixed-signal applications, it is recommended to use the 64-bit version of the tool with the `-64` command-line option.

The number of local options required is greatly reduced in Spectre XPS. A configuration file may be used (`+config file.cfg`) to obtain optimized simulation results. All control options can be specified either in the `input.scs` or the configuration file.

Flash Memory Postlayout Simulation

Spectre XPS is optimized to handle large postlayout flash memory designs. It annotates the DSPF/DPF/SPEF file back to the pre-layout netlist through parasitic backannotation options, as shown below.

Spectre format:

```
Opt1 options spf="scope filename"
Opt2 options dpf="scope filename"
Opt3 options spef="scope filename"
```

SPICE format:

```
.option spf="scope filename"
.option dpf="scope filename"
.option spef="scope filename"
```

Here, `scope` can be a subcircuit or an instance.

The Spectre XPS parasitic backannotation flow shares the same methodology and controls as Spectre APS. For more information on the parasitic backannotation related control options, such as `spfscale`, `spfxtorprefix`, and `spfaliasterm`, refer to [Parasitic Backannotation of DSPF/SPEF/DPF Files](#) on page 520.

XPS Mixed-Signal Design Simulation

The Spectre XPS Mixed-Signal (MS) simulation mode delivers a high-performance transistor-level multi-rate simulation solution by combining a highly accurate SPICE engine (Spectre APS) together with a fast digital simulation engine (Spectre XPS). The identification between the analog and digital portions of the circuit is done automatically, with the added flexibility for advanced users to optimize it.

The Spectre XPS MS is fully integrated into the Spectre binary sharing the same product infrastructure with Spectre, Spectre APS, and Spectre XPS. The use model is identical to that of Spectre, with the netlist syntax, device models, analysis setups, and output formats being fully compatible.

Spectre XPS MS speeds up both pre-layout and postlayout simulations. The supported postlayout simulation flows are: Virtuoso extracted view, included DSPF, backannotated DSPF/SPEF, and flat postlayout SPICE and Spectre netlist files.

Spectre XPS MS supports most Spectre transient features including save, ic, nodeset, measure, vec/vcd, asserts, RC reduction, and EMIR analysis. Advanced simulation features, such as info, alter, design checks, device reliability, and monte carlo are currently not supported. Support for these features will be added incrementally in future releases.

Note: The XPS MS mode has been integrated into the Analog Design Environment (ADE) and is available starting with the IC6.1.6 ISR6 release.

Starting an XPS MS Simulation Run

You can invoke the Spectre XPS MS mode using the Spectre binary with the following command:

```
% spectre +ms input.scs ...
```

You can specify the errpreset setting at the command line, with `+aps=liberal` being the default setting.

When the Spectre XPS MS mode is enabled, a message is displayed in the log file stating the same.

The Spectre XPS MS mode supports multi-threading on multi-core machines. The multi-threading use model and behavior are identical to Spectre APS.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Adjusting XPS MS Speed and Accuracy

The Spectre XPS MS mode supports all performance and accuracy settings of Spectre APS for the analog portion simulation. The default `errpreset` setting is `liberal`, which is sufficient for the functional verification of most mixed-signal designs.

The simulation speed and accuracy of digital portions in the Spectre XPS MS mode can be controlled by the command-line option `speed=1/2/3`. The default value is 2, which is sufficient for most applications. Use `speed=1` for more accurate timing and power simulation of digital portions. Use `speed=3` for faster digital verification.

The following example shows the combination of analog options (`++aps=liberal`) with digital options (`speed=3`):

```
% spectre +ms ++aps=liberal +speed=3 input.scs
```

Digital Partitioning and Virtual Power Nodes

The Spectre XPS MS mode automatically detects the digital functions in a given circuit. For cases where a design has explicit hierarchical digital or analog functions, you can manually identify the functional blocks (subcircuit, instance) by using the following Spectre options:

```
optD options cktpreset=digital subckt=[dig_ctrl pll]
optA options cktpreset=analog subckt=[opamp adc]
```

or

```
optD options cktpreset=digital inst=[x1.xdig_ctrl x1.xpll]
optA options cktpreset=analog inst=[x2.xopamp x2.xadc]
```

Digital detection works seamlessly for digital circuitry with ideal DC power supplies or identified virtual power supplies. The MS mode not only detects the virtual power supplies (that is, internal VDD generator) in the design automatically, but also provides the flexibility to define the virtual power supply nodes manually. The log file provides information on the nodes that are identified as power/ground supplies and other nodes that are potential power/ground supplies. A sample log file report is shown below.

Digital Detection Vsource and Virtual Power Supply Node Summary

Type	#CC	#Bulk	Voltage	Name
GND	17239	34021	0	0
VSOURCE	16934	20923	3.3	AVDD
VPN	3798	2301	1.9	VDIG
VGND	3951	342	0	VGND1
Possible	202	50	TBD	I1.VDD_DIG

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Possible	310	23	TBD	I1.RF_VDD
Possible	311	31	TBD	I1.VSS

For the detected nodes, the table reports the node type, the number of channel connections (#CC), the number of bulk connections (#Bulk), the node voltage, and the node name. The following node types are reported:

- GND - ground node.
- VSOURCE - ideal power supply node.
- VPN - virtual power supply node
- VGND - virtual ground node.
- Possible - potential power/ground supplies

Nodes of type GND, VSOURCE, VPN, and VGND are used as power supply and ground nodes when detecting digital circuitry. The Possible type refers to potential power/ground supplies that are not used for digital circuit detection.

You can define the virtual power supply nodes manually by using the `ms_vpn` option that defines the pairs of node names (wildcard is supported) and voltage values. The virtual ground nodes can be defined using the `ms_vgnd` option. The ground voltage is assumed to be 0V.

```
opt1 options ms_vpn = [I1.VDD_DIG 1.8 I1.VDD_DIG1 3.3]
opt3 options ms_vgnd = [I1.VSS]
```

If required, you can define the global virtual power supply voltage by using the `ms_vpnv` option, as shown below.

```
opt2 options ms_vpnv = 1.2
```

The default global value is 1.8V.

In case the virtual power supply voltage is not known, you can use the `auto_vpn` option to enable Spectre to detect the voltage automatically, as shown below.

```
opt4 options ms_vpn = [I1.VDD_DIG auto_vpn I1.RF_VDD auto_vpn]
```

The maximum voltage for the device models in the digital simulation engine is detected automatically. If required, it can be set using the `vdd` option, as shown below.

```
opt4 options vdd = 1.8
```

The default value is 3.3V.

XPS Mixed-Signal DC Operating Point Calculation

The Spectre XPS MS mode calculates the DC operating point before performing the transient simulation. By default, the DC operating point for the entire circuit is calculated by Spectre APS (+msdc=aps). For cases where the Spectre APS operating point calculation takes too long, you can enable the mixed-signal DC calculation – Spectre APS for the analog partition and Spectre XPS for the digital partition, by using the +msdc=ms command-line option, as shown below.

```
% spectre +ms +msdc=aps input.scs // (default)
% spectre +ms +msdc=ms input.scs // MS DC
```

Handling Macro Device Models

The Spectre XPS MS mode, by default, effectively recognizes device models including BSIM3V3, BSIM4, BSIMCMG, BSIMSOI, PSP, and so on. Device recognition enables digital detection that is critical to ensure that the Spectre XPS MS mode gets the best possible simulation performance. Even complicated device macro models with more than four terminals and additional elements (resistors, capacitors, parasitic diodes, parasitic BJT's) are automatically handled, if the first four terminals are the primary MOSFET d g s b terminals.

Complex elements with Verilog-A, bsource, or multiple MOSFET elements inside require you to explicitly define the name of the macro model subcircuit, as follows:

```
opt1 options macro_mos=[mos1 mos2]
```

Here, mos1 and mos2 are subcircuit definition names for macro device models.

If the first four terminals of the macro model are not d g s b, then the default macro model handling does not work. The required port detection and handling for such macro models can be enabled with the following option:

```
opt1 options macro_mos_wrapper=yes
```

XPS MS Postlayout Simulation

The Spectre XPS MS mode supports different postlayout simulation flows (Virtuoso extracted view, included DSPF files, and flat postlayout SPICE and Spectre netlist files), as well as DSPF/SPEF backannotation.

Non-backannotation Postlayout Simulation Flow

You can enable the Spectre XPS MS postlayout simulation by using the +postlayout command-line option, as follows:

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
spectre +ms +postlayout input.scs
```

This flow automatically enables RC reduction and other simulation optimization techniques.

DSPF/SPEF Backannotation

The alternative DSPF/SPEF backannotation flow is enabled with the DSPF/SPEF backannotation options. This flow does not require the `+postlayout` command-line option.

```
Opt1 options spf="I1 pll.spf  
Opt2 options spef="I1 pll.spef
```

All RC backannotation-related Spectre options, such as `spfscale`, `spfxtorprefix`, and `spfaliasterm` are supported. If RC reduction is required, it can be enabled as part of the backannotation process (`spfrcr`, `spfrcrfmax`). For more information on these options, refer to [Parsing Options Used in Backannotation](#) on page 523.

The Spectre MS logfile provides two backannotation reports. The first report summarizes the RC elements backannotated to the digital partitions, while the second report summarizes the RC elements backannotated to the analog partitions.

Spectre MS Partitioning Report

Spectre XPS MS provides the ability to print a partitioning report. The report provides information about the analog and digital portions of each subcircuit instance with more than 50 elements.

To print the partitioning report, use the `ms_part_report=depth` option as follows:

```
opt1 options ms_part_report=10
```

Here, *depth* is the hierarchical depth counted from top level (`depth=0`). The partition report is written to a file with the extension `_partition.rpt`.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The following is an example of the partitioning report:

```
Spectre XPS MS Partition Report
|0-XXTOPLEVEL(TOPLEVEL, #D=282, #A=433, 39.44%)
|1-I3(XCPC_DP_V04, #D=204, #A=362, 36.04%)
|2-I0(XCPC_DP_V04_test_schematic, #D=146, #A=273, 34.84%)
|3-I42(chpmp_pcp_schematic, #D=0, #A=66, 0.00%)
|3-I41(chpmp_ncp_schematic, #D=6, #A=46, 11.54%)
|2-I1(test_pcp_schematic, #D=34, #A=50, 40.48%)
|2-I2(test_ncp_schematic, #D=24, #A=39, 38.10%)
```

Hierarchy Level Subcircuit Name Digital (XPS) Elements Digital Partition Ratio

Instance Name Analog (APS) Elements

Variation Analysis

In order to provide practical design robustness assessment to circuit designers, Spectre, Spectre APS, and Spectre XPS support a simple variation analysis capability. It enables you to impose different levels of variation on device performance characteristics, instead of being dependent on the foundry statistical model, thereby enabling circuit designers to explore circuit design robustness under different conditions. This capability is not meant to replace the traditional statistical analysis approach for yield estimation or optimization, but rather providing a tool for circuit designers to expose design sensitivity.

The variation analysis follows the Spectre Monte Carlo use model, but does not require the identification and parameterization of statistical parameters. An example is shown below

```
statistics {
    mismatch {
        vary ids primitive=[bsim4] dist=gauss std=2.5 percent=yes
    }
    process {
        vary ids primitive=[bsim4] dist=gauss std=4.5 percent=yes
    }
}
```

```
}  
  
}  
  
mc1 montecarlo variations=mismatch seed=4321 numruns=3 method=vade {  
  
    tran1 tran stop=10n  
  
}
```

The example imposes a 2.5% Gaussian mismatch variation, plus a 4.5% Gaussian process variation, on all BSIM4 `Ids` currents.

When using the variation analysis, process and mismatch statements are used to define the `ids` variation. Additionally, the primitive, the distribution type, and the standard deviation need to be defined.

The variation analysis is enabled by the `method=vade` option (vade = Variation Aware Design Exploration) in the Monte Carlo statement. Spectre XPS supports all Monte Carlo options and distribution types “uniform”, “Gaussian”, “limit”, and “shift” whereas Spectre and Spectre APS support all Monte Carlo options and “uniform” and “Gaussian” distribution types.

Output of the variation analysis are family plots, measure file, and `montecarlo.mcdat` file. To view warning and errors of individual variation runs please check the `<netlist>_#.log` files.

Environments

The Spectre circuit simulator is fully integrated into the Cadence design framework II for the Cadence analog design environment and also into the Cadence analog workbench design system. You can also use the Spectre circuit simulator by itself with several different output format options.

Assura interactive verification, Dracula[®] distributed multi-CPU option, and Assura hierarchical physical verification produce a netlist that can be read into the Spectre circuit simulator. However, only interactive verification when used with the analog design environment automatically attaches the stimulus file. All other situations require a stimulus file as well as device models.

Getting Started with the Spectre Circuit Simulator

This chapter discusses the following topics:

- [Using the Example and Displaying Results on page 58](#)
- [Sample Schematic on page 58](#)
- [Sample Netlist on page 60](#)
- [Instructions for a Spectre Simulation Run on page 64](#)
- [Viewing Your Output on page 66](#)

Using the Example and Displaying Results

In this chapter, you examine a schematic and its Virtuoso® Spectre® circuit simulator netlist to get an overview of Spectre syntax. You also follow a sample circuit simulation. The best way to use this chapter depends on your past experience with simulators.

Carefully examine the schematic (see [Sample Schematic](#)) and netlist (see [Sample Netlist](#)) and compare Spectre netlist syntax with that of SPICE-like simulators you have used. If you have prepared netlists for SPICE-like simulators before, you can skim [Elements of a Spectre Netlist](#). With this method, you can learn a fair amount about the Spectre simulator in a short time.

Approach this chapter as an overview. You will probably have unanswered questions about some topics when you finish the chapter. Each topic is covered in greater depth in subsequent chapters. Do not worry about learning all the details now.

To give you a complete overview of a Spectre simulation, the example in this chapter includes the display of simulation results with Virtuoso Visualization and Analysis XL, a waveform display tool that is included with the Spectre simulator. If you use another display tool, the procedures you follow to display results are different. This user guide does not teach you how to display waveforms with different tools. If you need more information about how to display Spectre results, consult the documentation for your display tool.

The example used in this chapter is a small circuit, an oscillator; you run a transient analysis on the oscillator and then view the results. The following sections contain the schematic and netlist for the oscillator. If you have used SPICE-like simulators before, looking at the schematic and netlist can help you compare Spectre syntax with those of other simulators. If you are new to simulation, looking at the schematic and netlist can prepare you to understand the later chapters of this book.

You can also get more information about command options, components, analyses, controls, and other selected topics by using the `spectre -h` command to access the Spectre online help.

Sample Schematic

A schematic is a drawing of an electronic circuit, showing the components graphically and how they are connected together. The following schematic has several annotations:

■ Names of components

Each component is labeled with the name that appears in the instance statement for that component. The names for components are in italics (for example, *Q2*).

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

■ Names of nodes

Each node in the circuit is labeled with its unique name or number. This name can be either a name you create or a number. Names of nodes are in boldface type (for example, **b1**). Ground is node 0.


■ Sample instance statements

The schematic is annotated with instance statements for some of the components. Arrows connect the components in the schematic with their corresponding instance statements.

Bold Type = Names of nodes. All connections to ground have the same node name.

Italic Type = Names of components (also appear in the instance statement for each component).

↔ = Link between components and instance statements.



Sample Netlist

A netlist is an ASCII file that lists the components in a circuit, the nodes that the components are connected to, and parameter values. You create the netlist in a text editor such as `vi` or `emacs` or from one of the environments that support the Spectre simulator. The Spectre simulator uses a netlist to simulate a circuit.

```
// BJT ECP Oscillator
simulator lang=spectre

Iee (e 0) isource dc=1mA
Vcc (cc 0) vsource dc=5

Q1 (cc b1 e) npn
Q2 (out b2 e) npn

L1 (cc out) inductor l=1uH

C1 (cc out) capacitor c=1pf
C2 (out b1) capacitor c=272.7pF
C3 (b1 0) capacitor c=3nF
C4 (b2 0) capacitor c=3nF

R1 (b1 0) resistor r=10k
R2 (b2 0) resistor r=10k

ic cc=5

model npn bjt type=npn bf=80 rb=100 vaf=50 \
cjs=2pf tf=0.3ns tr=6ns cje=3pf cjc=2pf

OscResp tran stop=80us maxstep=10ns
```

← Comment (indicated by //)

← Indicates the file contains a Spectre netlist (see the next section). Place below first line.

Instance statements

← Control statement (sets initial conditions)

Model statement

← Analysis statement

Elements of a Spectre Netlist

This section briefly explains the components, models, analyses, and control statements in a Spectre netlist. All topics discussed here (such as `model` statements or the `simulator lang` command) are presented in greater depth in later chapters. If you want more complete reference information about a topic, consult these discussions.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Title Line

The first line is taken to be the title. It is used verbatim when labeling output. Any statement you place in the first line is ignored as a comment. For more information about comment lines, see [“Basic Syntax Rules”](#) on page 79.

Simulation Language

The second line of the sample netlist indicates that the netlist is in the Spectre Netlist Language, instead of SPICE. For more information about the `simulator lang` command, see [“Spectre Language Modes”](#) on page 79.


Instance Statements

The next section in the sample netlist consists of instance statements. To specify a single component in a Spectre netlist, you place all the necessary information for the component in a netlist statement. Netlist statements that specify single components are called instance statements. (The instance statement also has other uses that are described in [Chapter 4](#), [“Spectre Netlists”](#)).

To specify single components within a circuit, you must provide the following information:

- A unique component name for the component
- The names of nodes to which the component is connected
- The master name of the component (identifies the type of component)
- The parameter values associated with the component

A typical Spectre instance statement looks like this:



Note: You can use balanced parentheses to distinguish the various parts of the instance statement, although they are optional:

```
R1 (1 2) resistor r=1  
Q1 (c b e s) npn area=10
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
Gm (1 2) (3 4) vccs gm=.01
R7 (x y) rmod (r=1k w=2u)
```

Component Names

Unlike SPICE, the first character of the component name has no special meaning. You can use any character to start the component name. For example:

```
Load (out o) resistor r=50
Balun (in o pout nout) transformer
```

Note: You can find the exact format for any component in the parameter listings for that component in the Spectre online help.

Master Names

The type of a component depends on the name of the master, not on the first letter of the component name (as in SPICE); this feature gives you more flexibility in naming components. The master can be a built-in primitive, a model, a subcircuit, or an AHDL component.

Parameter Values

Real numbers can be specified using scientific notation or common engineering scale factors. For example, you can specify a 1 pF capacitor value either as `c=1pf` or `c=1e-12`. Depending on whether you are using the Spectre Netlist Language or SPICE, you might need to use different scale factors for parameter values. Only ANSI standard scale factors are used in Spectre netlists.

Control Statements

The next section of the sample netlist contains a control statement, which sets initial conditions.

Model Statements

Some components allow you to specify parameters common to many instances using the `model` statement. The only parameters you need to specify in the instance statement are those that are generally unique for a given instance of a component.

You need to provide the following for a `model` statement:

- The keyword `model` at the beginning of the statement

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- A unique name for the model (reference by master names in instance statements)
- The master name of the model (identifies the type of model)
- The parameter values associated with the model

The following example is a `model` statement for a `bjt`. The model name is `nnp`, and the component type name is `bjt`. The backslash (`\`) tells you that the statement continues on the next line. The backslash must be the last character in the line because it escapes the carriage return.

```
model nnp bjt type=npn bf=80 rb=100 vaf=50 \  
      cjs=2pf tf=0.3ns tr=6ns cje=3pf cjc=2pf
```

When you create an instance statement that refers to a `model` statement for its parameter values, you must specify the model name as the master name. For example, an instance statement that receives its parameter values from the previous `model` statement might look like this:

```
Q1 (vcc b1 e vcc) npn
```

Check documentation for components to determine which parameters are expected to be provided on the instance statement and which are expected on the model statement.

Analysis Statements

The last section of the sample netlist has the analysis statement. An analysis statement has the same syntax as an instance statement, except that the analysis type name replaces the master name. To specify an analysis, you must include the following information in a netlist statement:

- A unique name for the analysis statement
- Possibly a set of node names
- The name of the type of analysis you want
- Any additional parameter values associated with the analysis

To find the analysis type name and the parameters you can specify for an analysis, consult the parameter listing for that analysis in the Spectre online help (`spectre -h`).

The following analysis statement specifies a transient analysis. The analysis name is `stepResponse`, and the analysis type name is `tran`.

```
stepResponse tran stop=100ns
```

Instructions for a Spectre Simulation Run

When you complete a netlist, you can run the simulation with the `spectre` command.

- To run a simulation for the sample circuit, type the following at the command line:

```
spectre osc.scs
```

Note: `osc.scs` is the file that contains the netlist.

Following Simulation Progress

As the simulation runs, the Spectre simulator sends messages to your screen that show the progress of the simulation and provide statistical information. In the simulation of `osc.scs`, the Spectre simulator prints some warnings and notifications. The Spectre simulator tells you about conditions that might reduce simulation accuracy. When you see a Spectre warning or notification, you must decide whether the information is significant for your particular simulation.

Screen Printout

The printout for the `osc.scs` simulation looks like this:

```
Simulating `myuserguide.sp' on spiceneh8c-2 at 11:24:05 AM, Wed May 11, 2011
(process id: 19576).
```

```
Environment variable:
```

```
SPECTRE_DEFAULTS==log %C:r.out -f sst2
```

```
Command line:
```

```
\
/grid/cic/mmsimcm_v1/latest_build/tools.lnx86/spectre/bin/32bit/spectre \
myuserguide.sp +l myuserguide.log
```

```
Loading /grid/cic/mmsimcm_v1/latest_build/tools.lnx86/cmi/lib/5.0/
libinfineon_sh.so ...
```

```
Loading /grid/cic/mmsimcm_v1/latest_build/tools.lnx86/cmi/lib/5.0/
libphilips_sh.so ...
```

```
Loading /grid/cic/mmsimcm_v1/latest_build/tools.lnx86/cmi/lib/5.0/libsparm_sh.so
...
```

```
Loading /grid/cic/mmsimcm_v1/latest_build/tools.lnx86/cmi/lib/5.0/
libstmodels_sh.so ...
```

```
Time for NDB Parsing: CPU = 66.989 ms, elapsed = 206.596 ms.
```

```
Time accumulated: CPU = 66.989 ms, elapsed = 206.596 ms.
```

```
Peak resident memory used = 23.7 Mbytes.
```


Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Time for Elaboration: CPU = 23.996 ms, elapsed = 52.902 ms.
Time accumulated: CPU = 90.985 ms, elapsed = 259.659 ms.
Peak resident memory used = 27.1 Mbytes.

Time for EDB Visiting: CPU = 0 s, elapsed = 133.991 us.
Time accumulated: CPU = 90.985 ms, elapsed = 259.945 ms.
Peak resident memory used = 27.2 Mbytes.

Circuit inventory:
 nodes 2
 isource 1
 resistor 2

Time for parsing: CPU = 3 ms, elapsed = 104.132 ms.
Time accumulated: CPU = 93.985 ms, elapsed = 364.199 ms.
Peak resident memory used = 27.7 Mbytes.

Transient Analysis `tran2': time = (0 s -> 10 ns)

Important parameter values:


start = 0 s
outputstart = 0 s
stop = 10 ns
step = 10 ps
maxstep = 200 ps
ic = all
skipdc = no
reltol = 1e-03
abstol(V) = 1 uV
abstol(I) = 1 pA
temp = 27 C
tnom = 27 C
tempeffects = all
errpreset = moderate
method = traponly
lteratio = 3.5
relref = sigglobal
cmin = 0 F
gmin = 1 pS

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

.....9.....8.....7.....6.....5.....4.....3.....2.....1.....0
Number of accepted tran steps = 54
Initial condition solution time: CPU = 0 s, elapsed = 186.92 us.
Intrinsic tran analysis time: CPU = 3.999 ms, elapsed = 3.73197 ms.

Total time required for tran analysis `tran2': CPU = 5.998 ms, elapsed = 114.853 ms.
Time accumulated: CPU = 99.983 ms, elapsed = 600.964 ms.
Peak resident memory used = 32.1 Mbytes.

Aggregate audit (11:24:06 AM, Wed May 11, 2011):
Time used: CPU = 107 ms, elapsed = 680 ms, util. = 15.7%.
Time spent in licensing: elapsed = 118 ms, percentage of total = 17.3%.
Peak memory used = 32.1 Mbytes.
Simulation started at: 11:24:05 AM, Wed May 11, 2011, ended at: 11:24:06 AM, Wed May 11, 2011, with elapsed time (wall clock): 680 ms.
spectre completes with 0 errors, 0 warning, and 0 notices.



Viewing Your Output

The waveform display tool for this simulation example is Virtuoso Visualization and Analysis XL. Virtuoso Visualization and Analysis XL is not shipped with MMSIM6.1. To access Virtuoso Visualization and Analysis XL, install Virtuoso® Schematic Editor (Product number 34500) and Virtuoso® Analog Design Environment (Product number 34510) from the DFII CD.

In this section you will learn the following:

- How to start Virtuoso Visualization and Analysis XL
- How to plot signals
- How to change the color of a trace


Starting Virtuoso Visualization and Analysis XL

- Type the following at the command line:

```
viva &
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The Results Browser window appears with the `oscResp-tran` data directory displayed in the right panel.




Plotting Signals

1. In the Results Browser window, double-click on `oscResp-tran`.


Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The data directory moves to the left panel and the associated signals are displayed in the right panel.




Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

2. Right-click on the signal you want to plot (for example, out) and choose *New Win* from the pop-up menu. The Graph Display window appears.




3. Choose *Zoom – X-Zoom*.

The  cursor is displayed on the Graph Display window.

4. Left-click at around 70us and, drag, and release the mouse button at around 80us.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The graph is zoomed such that 70us and 80us are the end points of the X-axis.



5. Click *Zoom – Fit* to return the graph to the unzoomed state.


Changing the Trace Color

To change the color of the trace,

1. Double-click on the trace.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The Trace Attributes dialog box appears.



2. In the *Foreground* field, select the color for the trace.
3. Click *OK*.

Learning More about Virtuoso Visualization and Analysis XL

The Virtuoso Visualization and Analysis XL display tool gives you a number of additional options for displaying your data. To learn more about using Virtuoso Visualization and Analysis, see the *Virtuoso Visualization and Analysis Tool User Guide*.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

SPICE Compatibility

The Virtuoso® Spectre® circuit simulator parser and elaborator now offers greatly increased capacity. Circuits that previously failed due to insufficient memory are now easily read in by the Spectre circuit simulator. The Spectre circuit simulator also provides SPICE netlist compatibility, eliminating the need for the Spice Pre-Parser (SPP) in your flow.

For migration issues, see [*Spectre Circuit Simulator Migration Guide*](#).

You can add the `+spice` option to the `spectre` command line option:

```
spectre +spice options inputfile
```

The `+spice` option

- sets `tnom` and `temp` to 25C.
- sets parameter inheritance to global rather than the Spectre default of local. This means that global parameter definitions override local ones.
- sets flags on files that do not have an `.scs` extension or those that have sections with `simulator lang=spice` to be HSPICE compatible. This maps models in the SPICE sections to their Spectre equivalents, but does not modify Spectre files or sections.
- enforces `.IC` statements and initial conditions on elements for DC and OP analyses. By default, Spectre only forces initial conditions if the DC analysis `force` option is set.

Support for SPICE Netlists

The Spectre circuit simulator can read syntax that is consistent with other commercial SPICE simulators. These features include, but are not limited to.

- Hierarchical identifiers

These are used to allow a parasitic device to connect to an internal node of the subcircuit.

- Miscellaneous SPICE syntax

Identifiers (instances, nodes, parameters, etc.) can include characters such as #, @ and |.

- Multiple namespaces

The same identifier can be used for different types of objects. In the following example,

```
.param res=1k
res res 0 res
.model res r r=res
```

res is an instance, node, model, and parameter.

- Global nodes

You can now have multiple global statements in a design.

- Mixed Spectre and SPICE syntax

You can include both Spectre and SPICE languages in a design, as long as you insert simulator `lang` switches.

- Behavioral primitives

The Spectre circuit simulator supports the SPICE feature that allows a source, resistor, capacitor and/or inductance value to be expressed as a behavioral expression.

- Library files and sections

The Spectre circuit simulator supports the `.lib` card for model inclusion.

- Model binning

With the new parser, the Spectre circuit simulator supports the syntax of popular SPICE models, including the syntax that allows you to bin models according to geometry size.

PSpice Netlist and Device Model Support

Spectre supports PSpice® netlist format targeting to include PCB components modeled in PSpice format into a Spectre integrated circuit simulation. This solution does not support PSpice-only designs. The top-level netlist and control statement need to be defined in Spectre, or SPICE format. The recommended approach is to define a subckt in PSpice netlist format and to instantiate the subckt in the Spectre netlist.

You can include a PSpice netlist in Spectre using the following statement.

```
pspice_include <file> (Spectre format)
.pspice_include <file> (SPICE format)
```

All content of the included file is required to be in PSpice format. If the file includes files, they are required to be in PSpice format. Elements and device models used in the PSpice netlist are simulated using PSpice default values and equations.

The Spectre PSpice feature does not support digital PSpice elements.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Spectre Netlists

This chapter discusses the following topics:

- [Instance Statements](#) on page 83
- [Analysis Statements](#) on page 87
- [Control Statements](#) on page 89
- [Model Statements](#) on page 92
- [Input Data from Multiple Files](#) on page 97
- [Structural Verilog](#) on page 102
- [Multidisciplinary Modeling](#) on page 103
- [Inherited Connections](#) on page 105

Netlist Statements

A Virtuoso® Spectre® circuit simulator netlist describes the structure of circuits and subcircuits by listing components, the nodes that the components are connected to, the parameter values that are used to customize the components, and the analyses that you want to run on the circuit. You can use Verilog®-A to describe the behavior of new components that you can use in a netlist like built-in components. You can also define new components as a collection of existing components by using subcircuits.

A netlist consists of four types of statements:

- [Instance Statements](#) on page 57
- [Analysis Statements](#) on page 60
- [Control Statements](#) on page 63
- [Model Statements](#) on page 65


Before you can create statements for a Spectre netlist, you must learn some basic syntax rules of the Spectre Netlist Language.

Netlist Conventions

These are the netlist conventions followed by the Spectre simulator.

Associated Reference Direction

The reference direction for the voltage is positive when the voltage of the + terminal is higher than the voltage of the – terminal. A positive current arrives through the + terminal and leaves through the – terminal.



Ground

Ground is a common reference point in an electrical circuit. The value of ground is zero.

Node

A node is an infinitesimal connection point. The voltage everywhere on a node is the same. According to Kirchhoff's Current Law (also known as Kirchhoff's Flow Law), the algebraic sum of all the flows out of a node at any instant is zero.

Basic Syntax Rules

The following syntax rules apply to all statements in the Spectre Netlist Language:

- Field separators are blanks, tabs, punctuation characters, or continuation characters.
- Punctuation characters such as equal signs (=), parentheses (()), and colons (:) are significant to the Spectre simulator.
- You can extend a statement onto the next line by ending the current line with a backslash (\). You can use a plus sign (+) to indicate line continuation at the beginning of the next line. The preferred style is the \ at the end of the line.
- You can indicate a comment line by placing a double slash (//) at the beginning of the comment. The comment ends at the end of that line. You can also use an asterisk (*) to indicate a comment line. The preferred style is using //.
- You can indicate a comment for the remainder of a line by placing a space and double slash (//) anywhere in the line.

Spectre Language Modes

The Spectre netlist supports two language modes:

- Spectre mode (mostly discussed here)
- SPICE mode

You can specify the language mode for subsequent statements by specifying `simulator lang=mode`, where *mode* is `spectre` or `spice`.

Spectre mode input is fully case sensitive. In contrast, except for letters in quoted strings, SPICE mode converts input characters to lowercase.

Creating Component and Node Names

When you create node and component names in the Spectre simulator, follow these rules.

- Do not use the name of an analysis (such as `tran`) or built-in primitive (such as `resistor`).
- Except for node names, names must begin with a letter or underscore. Node names can also be integers.
- If the node name is an integer, leading zeros are significant in the Spectre language mode.
- Names can contain any number of letters, digits, or underscores.
- Names cannot contain nonalphanumeric characters, blanks, tabs, punctuation characters, or continuation characters (`\`, `+`, `-`, `//`, `*`) unless they are escaped with a backslash (`\`). The exception is bang (`!`), for example, `vdd!`.
- The following reserved words (case specified) should not be used as node names, net names, instance names, model names, or parameter names.

<code>M_1_PI</code>	<code>M_2_PI</code>	<code>M_2_SQRTPI</code>	<code>M_DEGPERRAD</code>
<code>M_E</code>	<code>M_LN10</code>	<code>M_LN2</code>	<code>M_LOG10E</code>
<code>M_LOG2E</code>	<code>M_PI</code>	<code>M_PI_2</code>	<code>M_PI_4</code>
<code>M_SQRT1_2</code>	<code>M_SQRT2</code>	<code>M_TWO_PI</code>	<code>P_C</code>
<code>P_CELSIUS0</code>	<code>P_EPS0P_H</code>	<code>P_K</code>	<code>P_Q</code>
<code>P_U0</code>	<code>abs</code>	<code>acos</code>	<code>acosh</code>
<code>altergroup</code>	<code>asin</code>	<code>asinh</code>	<code>atan</code>
<code>atan2</code>	<code>atanh</code>	<code>ceil</code>	<code>correlate</code>
<code>cos</code>	<code>cosh</code>	<code>else</code>	<code>end</code>
<code>ends</code>	<code>exp</code>	<code>export</code>	<code>floor</code>
<code>for</code>	<code>function</code>	<code>global</code>	<code>hypot</code>
<code>ic</code>	<code>if</code>	<code>inline</code>	<code>int</code>
<code>library</code>	<code>local</code>	<code>log</code>	<code>log10</code>
<code>march</code>	<code>max</code>	<code>min</code>	<code>model</code>
<code>nodeset</code>	<code>parameters</code>	<code>paramset</code>	<code>plot</code>

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

pow	print	protect	pwr
real	return	save	sens
sin	sinh	sqrt	statistics
subckt	tan	tanh	to
truncate	vary		

Multiple Namespace

From release 5.0.32 onwards, you need not have unique names for device instances, models, nets, subcircuit parameters, enumerated named values for parameters, and netlist parameters that are expressions. Consider the following example:

```
simulator lang=spectre
parameters c1=1p c2=2p c10=c1+c2
parameters res=10k
res c10 0 resistor r=res
c10 c10 0 capacitor c=c10
run dc
spectre2 options currents=all
```

`res` is used as a parameter and instance name. `c10` is used as a node, instance, and parameter name. The Spectre circuit simulator can now read this netlist.

The Spectre circuit simulator can resolve ambiguous statements as shown in the example below:

```
parameters xyz=1
xyz 1 0 vsource dc=xyz
h1 3 0 ccvs probe=xyz rm=xyz
```

The Spectre circuit simulator assigns the instance `xyz` to `probe` and the parameter `xyz` to `rm`.

In the example below,

```
vcc vcc 0 vsource dc=1
save vcc
```

the Spectre circuit simulator saves the node `vcc` rather than the instance `vcc`. If you want to save the instance `vcc`, you must assign a different name to it.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Local NameSpace for subckt/model/verilogA

The Spectre circuit simulator supports local namespace for subckt/model/verilogA. The name is valid at the hierarchical level where it is defined and all levels below it. For subckt and model names, the namespace can be defined in the same netlist or in the included file. For verilogA, the namespace can only be invoked by the `ahdl_include` statement.

Example of model name:

```
simulator lang=spectre
vvdv vdd 0 vsource type=dc dc=1
I1 vdd 0 cap1
I2 vdd 0 cap2
I3 vdd 0 cap3

subckt cap1 a b
m1 b a b b nch w=10u l=5u
model nch bsim3v3 type=n mobmod=1 capmod=2 version=3.1 tox=9e-5 cdsc=1e-3 ends

subckt cap2 a b
m1 b a b b nch w=10u l=5u
model nch bsim3v3 type=n mobmod=1 capmod=2 version=3.2 tox=6.5e-5 cdsc=3e-3 ends

subckt cap3 a b
m1 b a b b nch w=10u l=5u
model nch bsim4 type=n mobmod=0 capmod=2 version=4.21 tox=3e-9 cdsc=2.58e-4 ends
```

In the above example, the model name `nch` cannot be accessed from the top level.

Escaping Special Characters in Names

If you have old netlists that contain names that do not follow Spectre syntax rules, you might still be able to run these netlists with the Spectre simulator. The Spectre Netlist Language permits the following exceptions to its normal syntax rules to accommodate old netlists. Use these features only when necessary.

If you place a backslash (\) before any printable ASCII character, including spaces and tabs, you can include the character in a name.

You can create a name from the following elements in the order given:

A string of digits, followed by

- ☐ Letters, underscores, or backslash-escaped characters, followed by
- ☐ A digit, followed by
- ☐ Underscores, digits, or backslash-escaped characters

This accommodates model or subcircuit libraries that use names like `\2N2222`.

Duplicate Specification of Parameters

If a parameter is specified more than once in the netlist, the Spectre circuit simulator uses the last specified value.

Instance Statements

In this section, you will learn to place individual components into your netlist and to assign parameter values for them.

Formatting the Instance Statement

To specify components, you use the instance statement. You format the instance statement as follows:

```
name [ ( node1 ... nodeN ) ] master [ [param1=value1] ... [paramN=valueN] ]
```

When you specify components with the instance statement, the fields have the following values:

<i>name</i>	The name you give to the statement. (Unlike SPICE instance names, the first character in Spectre instance names is not significant.)
[(<i>node1</i> ... <i>nodeN</i>)]	The names you give to the nodes that connect to the component. You have the option of putting the node names in parentheses to improve the clarity of the netlist. (See the examples later in this chapter.) You can use the hierarchical operator . to represent nodes inside a subcircuit hierarchy in your netlist. The Spectre circuit simulator supports forward referencing (retaining information about a node that is not defined yet, and mapping it when the node is defined) and relative path referencing (accessing a node with reference to the current scope). Look for examples in the section below. The simulator does not support hierarchical terminals in netlists.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

master

This is the name of one of the following:
A built-in primitive (such as `resistor`)
A model
A subcircuit
An AHDL module (Verilog-A language)

Note: The instance statement is used to call subcircuits and refer to AHDL modules as well as to specify individual components. For more information about subcircuit calls, see [“Subcircuits”](#) on page 127. For more information about Verilog-A, see the *Verilog-A Language Reference* manual.

*parameter1=value1..
.parameterN=valueN*

This is an optional field you can repeat any number of times in an instance statement. You use it to specify parameter values for a component. Each parameter specification is an instance parameter, followed by an equal sign, followed by your value for the parameter. You can find a list of the available instance parameters for each component in the Spectre online help (`spectre -h`). As with node names, you can place optional parentheses around parameter specifications to improve the clarity of the netlist. For example, `(c=10E-12)`.

For subcircuits and ahdl modules, the available instance parameters are defined in the definition of the subcircuit or AHDL module. In addition, all subcircuits have an implicit instance parameter `m` for defining multiplicity. For more details about `m`, see [“Identical Components or Subcircuits in Parallel”](#) on page 85.

Examples of Instance Statements

In this example, a capacitor named `c1` connects to nodes 2 and 3 in the netlist. Its capacitance is `10E-12` Farads.

```
C1 (2 3) capacitor c=10E-12F
```

The following example specifies a component whose parameters are defined in a `model` statement. In this statement, `nPN` is the name of the model defined in a `model` statement that contains the model parameter definitions; `Q1` is the name of the component; and `o1`, `i1`, and `b2` are the connecting nodes of the component.

```
Q1 (o1 i1 b2) nPN
```

Note: The `model` statement is described in [Model Statements](#) on page 92. You can specify additional parameters for an individual component in an instance statement that refers to a `model` statement. You can find a list of available instance parameters and a list of available

model parameters for a component in the Spectre online help for that component (`spectre -h`).

Example of Forward Referencing in Hierarchical Nodes

```
simulator lang=spectre
...
c1 xa.mid 0 capacitor c=0.2p
...
xa 1 2 buffer
```

Example of Relative Path Referencing in Hierarchical Nodes

```
simulator lang=spectre
...
subckt wrapper a b
  x1 a b res_in_series
  rh x1.int1 x1.int2 resistor r=1
ends
x2 1 0 wrapper
```

Basic Instance Statement Rules

When you prepare netlists for the Spectre simulator, remember these basic rules:

- You must give each instance statement a unique name.
- If the *master* is a model, you need to specify the model.

Identical Components or Subcircuits in Parallel

If your circuit contains identical devices (or subcircuits) in parallel, you can specify this condition easily with the multiplication factor (*m*).

Specifying Identical Components in Parallel

If you specify an *m* value in an instance statement, it is as if *m* identical components are in parallel. For example, capacitances are multiplied by *m*, and resistances are divided by *m*. Remember the following rules when you use the multiplication factor:

- You can use *m* only as an instance parameter (not as a model parameter).

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- The `m` value need not be an integer. The `m` value can be any positive real number.
- The multiplication factor does not affect short-channel or narrow-gate effects in MOSFETs.
- If you use the `m` factor with components that naturally compute branch currents, such as voltage sources and current probes, the computed current is divided by `m`. Terminal currents are unaffected.
- You can set the built-in `m` factor property on a subcircuit to a parameter and then `alter` it.

Example of Using `m` to Specify Parallel Components

In the following example, a single instance statement specifies four 4000-Ohm resistors in parallel.

```
Ro (d c) resistor r=4k m=4
```

The preceding statement is equivalent to

```
Ro (d c) resistor r=1k
```

Temperature Rise

The temperature rises from ambient. The `trise` parameter can be specified as a subcircuit parameter or a primitive parameter. The `trise` parameter has an accumulated effect for the subcircuit, the same as `m` has for parallel components.

```
subckt LoadOutput a b
    r1 (a b) resistor r=50k
    c1 (a b) capacitor c=2pF
ends LoadOutput
```

```
X1 (out 0) LoadOutput trise = 20
```

Subcircuit Temperature

The `temp` parameter can be specified as a subcircuit parameter or a primitive parameter. The `temp` parameter overwrites all the other temperature values set in options or `trise` parameter. It is an exclusive effective temperature for a specified subcircuit.

```
subckt LoadOutput a b
r1 (a b) resistor r=50k
c1 (a b) capacitor c=2pF
xx1 (a b) RCsub trise = 5
ends LoadOutput
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
subckt RSub 1 2
    rr1 (1 2) resistor r=10k
    cc1 (1 2) capacitor c=2pF
ends RSub
X1 (out 0) LoadOutput temp = 100
```

In the above example, Spectre simulates X1 with temperature at 100 celsius while X1.xx1 is simulated with a temperature at 105 celsius.

Specifying Subcircuits in Parallel

If you place a multiplication factor parameter in a subcircuit call, you model *m* copies of the subcircuit in parallel. For example, suppose you define the following subcircuit:

```
subckt LoadOutput a b
    r1 (a b) resistor r=50k
    c1 (a b) capacitor c=2pF
ends LoadOutput
```

If you place the following subcircuit call in your netlist, the Spectre simulator models five LoadOutput cells in parallel:

```
x1 (out 0) LoadOutput m=5
```

Analysis Statements

In this section, you will learn to place analyses into your netlist and to assign parameter values for them. For more information on analyses, see and the Spectre online help (spectre -h).

Basic Formatting of Analysis Statements

You format analysis statements in the same way you format component instance statements except that you usually do not put a list of nodes in analysis statements. You specify most analysis statements as follows:

```
Name [(node1 ... nodeN)] Analysis Type parameter=value
```

where

Name The name you give to the analysis.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

`[([node1 ... nodeN[])]` Names you give to the nodes that connect to the analysis. You have the option of putting the node names in parentheses to improve the clarity of the netlist. (See the examples later in this chapter.) For most analyses, you do not need to specify any nodes. You can use the hierarchical operator `.` to represent nodes inside a subcircuit hierarchy in your netlist. The Spectre circuit simulator supports forward referencing (retaining information about a node that is not defined yet, and mapping it when the node is defined) and relative path referencing (accessing a node with reference to the current scope). Look for examples in the section below. The simulator does not support hierarchical terminals in netlists.

Analysis Type Spectre name of the type of analysis you want, such as `ac`, `tran`, or `xf`. You can find this name by referring to the topics list in the Spectre online help (`spectre -h`).

parameter=value List of parameter values you specify for the analysis. You can specify values for any number of parameters. You can find parameter listings for an analysis by referring to the Spectre online help (`spectre -h`).

Note: The `noise`, `xf`, `pnoise`, and `pxf` analyses let you specify nodes, *p* and *n*, which identify the output of the circuit. When you use this option, you should use the full analysis syntax as follows:

```
Name> [p n] Analysis Type parameter=value
```

If you do not specify the *p* and *n* terminals, you must specify the output with a probe component.

Examples of Analysis Statements

The following examples illustrate analysis statement syntax.

```
XferVsTemp xf start=0 stop=50 step=1 probe=Rload param=temp freq=1kHz
```

This statement specifies a transfer function analysis (`xf`) with the user-supplied name `XferVsTemp`. With all transfer functions computed to a probe component named `Rload`, it sweeps temperature from 0 to 50 degrees in 1-degree steps at frequency 1 kHz. (For long statements, you must place a backslash (`\`) at the end of the first line to let the statement continue on the second line.)

```
Sparams sp stop=0.3MHz lin=100 ports=[Pin Pout]
```


Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

This statement requests an S-parameter analysis (`sp`) with the user-supplied name `Sparams`. A linear sweep starts at zero (the default) and continues to .3 MHz in 100 linear steps. The `ports` parameter defines the ports of the circuit; ports are numbered in the order given.

The following example statement demonstrates the proper format to specify optional output nodes (`p n`):

```
FindNoise (out gnd) noise start=1 stop=1MHz
```

Basic Analysis Rules

When you prepare netlists for the Spectre simulator, remember these basic analysis rules:

- The Spectre simulator has no default analysis. If you do not put any analysis statements into a netlist, the Spectre simulator issues a warning and exits.
- For most analyses, if you specify an analysis that has a prerequisite analysis, the Spectre simulator performs the prerequisite analysis automatically. For example, if you specify an AC analysis, the Spectre simulator automatically performs the prerequisite DC analysis. However, if you want to run a `pac`, `pxf`, or `pnoise` analysis, you must specify the prerequisite `pss` analysis.
- You specify analyses in the order you want the Spectre simulator to perform them.
- You can perform more than one of the same type of analysis in a single Spectre run. Consequently, you can perform several analyses of the same type and vary parameter values with each analysis.
- You must give each analysis or control statement a unique name. The Spectre simulator requires these unique names to identify output data and error messages.

Control Statements

The Spectre simulator lets you place a sequence of control statements in the netlist. You can use the same control statement more than once. Spectre control statements are discussed throughout this manual. The following are control statements:

- `alter`
- `altergroup`
- `assert`
- `check`

- `checklimit`
- `ic`
- `info`
- `nodeset`
- `options`
- `paramset`
- `save`
- `set`
- `shell`
- `statistics`

Formatting the Control Statement

Control statements often have the same format as analysis statements. Like analysis statements, many control statements must have unique names. These unique names let the Spectre simulator identify the control statement if there are error messages or other output associated with the control statement. You specify most control statements as follows:

Name Control Statement Type parameter=value

where

<i>Name</i>	Unique name you give to the control statement.
<i>Control Statement Type</i>	Spectre name of the type of control statement you want, such as <code>alter</code> . You can find this name by referring to the topics list in the Spectre online help (<code>spectre -h</code>).
<i>parameter=value</i>	List of parameter values you specify for the control statement. You can specify values for any number of parameters. You can find parameter listings for a control statement by referring to the Spectre online help (<code>spectre -h</code>).

Examples of Control Statements

`SetTemp alter param=temp value=27`

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The preceding example of an `alter` statement sets the temperature for the simulation to 27°C. The name for the `alter` statement is `SetTemp`, and the name of the control statement type is `alter`.

You cannot alter a device from one primitive type to another. For example,

```
inst1 (1 2) capacitor c=1pF
alterfail altergroup{
    inst1 (1 2) resistor r=1k
}
```

is illegal.

Another example of a control statement is the `altergroup` statement, which allows you to change the values of any modifiable device or netlist parameters for any analyses that follow. Within an alter group, you can specify parameter, instance, or model statements; the corresponding netlist parameters, instances, and models are updated when the `altergroup` statement is executed. These statements must be bound within braces. The opening brace is required at the end of the line defining the alter group. Alter groups cannot be nested or be instantiated inside subcircuits. Also, no topology changes are allowed to be specified in an alter group.

The following is the syntax of the `altergroup` statement:

```
Name altergroup ... {
    netlist parameter statements ...
```

and/or

```
    device instance statements ...
```

and/or

```
    model statements ...
```

and/or

```
    parameter statements ...
}
```

The following is an example of the `altergroup` statement:

```
v1 1 0 vsource dc=1
R1 1 0 Resistor R=1k
dc1 dc // this analysis uses a 1k resistance value
al altergroup {
    R1 1 0 Resistor R=5k
}
dc2 dc // this analysis uses a 5k value
```

Model Statements

`model` statements are designed to allow certain parameters, which are expected to be shared over many instances, to be given once. However, for any given component, it is predetermined which parameters can be given on `model` statements for that component.

This section gives a brief overview of the Spectre `model` statement. For a more detailed discussion on modeling issues (including parameterized models, expressions, subcircuits, and model binning), see [Chapter 5, “Parameter Specification and Modeling Features”](#).

Formatting the model Statement

You format the `model` statement as follows:

```
model name master [param1=value1 ... [param2=value2 ]]
```

The fields have the following values:

<code>model</code>	The keyword <code>model</code> (. <code>model</code> is used for SPICE mode).
<code>name</code>	The name you give to the model.
<code>master</code>	The master name of the component, such as <code>resistor</code> , <code>bjt</code> , or <code>tline</code> . This field can also contain the name of an AHDL module.
<code>parameter1=value1 ...<parameterN=valueN></code>	This is an optional field you can repeat any number of times in a <code>model</code> statement. Each parameter specification is a model parameter, followed by an equal sign, followed by the value of the parameter. You can find a list of the available model parameters for each component in the parameter listings of Spectre online help (<code>spectre -h</code>).

Creating a Model Alias

You can create an alias for a model as follows:

```
model alias_model original_model
```

<code>alias_model</code>	Alias for the model.
<code>original_model</code>	Model defined in the current scope.

For example,

```
model res resistor r=1K
model alias_res res
r1 (a b) alias_res
```

Creating an alias for a Subcircuit

You can also create an alias for a subcircuit (subckt) as follows:

```
model alias_subckt original_subckt
```

alias_subckt Alias for the subcircuit.

original_subckt Subcircuit defined in the current scope.

For example,

```
subckt sub a b
r1 (a b) r = 10k
ends
model alias_sub sub
x1 1 0 alias_sub
```

Examples of model Statements

The following examples give parameters for a `tline` model named `tuner` and a `bjt` model named `NPNbjt`.

```
model tuner tline f=1MHz alphac=9.102m dcr=105m
model NPNbjt bjt type=npn bf=100 js=0.1fA
```

Note: The backslash (\) is used as a continuation character in this lengthy `model` statement.

```
model NPNbjt2 bjt \
    type=npn is=3.38e-17 bf=205 nf=0.978 vaf=22 \
    ikf=2.05e-2 ise=0 ne=1.5 br=62 nr=1 var=2.2 isc=0 \
    nc=1.5 rb=115 re=1 rc=30.5 cje=1.08e-13 vje=0.995 \
    mje=0.46 tf=1e-11 xtf=1 itf=1.5e-2 cjc=2.2e-13 \
    vjc=0.42 mjc=0.22 xcjc=0.1 tr=4e-10 cjs=1.29e-13 \
    vjs=0.65 mjs=0.31 xtb=1.5 eg=1.232 xti=2.148 fc=0.875
```

The following example creates two instances of a `bjt` transistor model:

```
a1 (C B1 E S) NPNbjt
a2 (C B2 E S) NPNbjt2
```

Using analogmodel for Model Passing (analogmodel)

`analogmodel` is a reserved word in Spectre that allows you to bind an instance to different masters based on the value of a special instance parameter called `modelname`. An instance of `analogmodel` must have a parameter named `modelname` whose string value will be the name of the master this instance will be bound to. The value of `modelname` can be passed into subcircuits.

The `analogmodel` keyword is used by the Cadence Analog Design Environment to enable model name passing through the schematic hierarchy.

Sample Instance Statement:

```
name [(]node1 ... nodeN[)] analogmodel modelname=mastername [[param1=value1]
...[paramN=valueN]]
```

`name`

Name of the statement or instance label.

```
[(]node1...nodeN[)]
```

Names of the nodes that connect to the component.

`analogmodel`

Special device name to indicate that this instance will have its master

name specified by the value of the `modelname` parameter on the instance.

`modelname`

Parameter to specify the master of this instance indicated by `mastername`.

The `mastername` must either be a valid string identifier or a netlist

parameter that must resolve to a valid master name - a primitive, a model

a subckt, or an AHDL module.

`param1`

Parameter values for the component. Depending on the master type, these

can either be device parameters or netlist parameters. This is an optional

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

field.

Example:

```
//example spectre netlist to illustrate modelName parameter
simulator lang=spectre
parameters b="bottom"
include "VerilogAStuff.va"
topInst1 (out in) top
topInst2 (out in) analogmodel modelName="VAMaster" //VAMaster is defined in
"VerilogAStuff.va"
topInst3 (out in) analogmodel modelName="resistor" //topInst3 binds to a primitive
topInst4 (out 0) analogmodel modelName="myOwnRes" //topInst4 binds to modelcard
"myOwnRes" defined below
v1 in 0 vsource dc=1
model myOwnRes resistor r=100
subckt top out in
parameters a="mid"
x1 (out in) analogmodel modelName=a //topInst1.x1 binds to "mid"
ends top
subckt mid out in
parameters c="low"
x1 (out in) analogmodel modelName=b //topInst1.x1.x1 binds to "bottom"
x2 (out in) analogmodel modelName=c //topInst1.x1.x1.x2 binds to "low"
ends mid
subckt low out in
x1 (out in) analogmodel modelName="bottom" //topInst1.x1.x1.x2.x1 binds to "bottom"
```

```
ends low

subckt bottom out in

    x1 (out in) analogmodel modelName="resistor" //x1 binds to primitive "resistor"

ends bottom

dc1 dc

//"VerilogAStuff.va"

include "constants.h"

include "discipline.h"

module VAMaster(n1, n2);

inout n1, n2;

electrical n1, n2;

parameter r=1k;

    analog begin

        I(n1, n2) <+ V(n1, n2)/r;

    end

endmodule
```

Basic model Statement Rules

When you use the `model` statement,

- You can have several `model` statements for a particular component type, but each instance statement can refer to only one `model` statement.
- Occasionally, a component allows a parameter to be specified as either an instance parameter or as a model parameter. If you specify it as a model parameter, it acts as a default for instances. If you specify it as an instance parameter, it overrides the model parameter.
- Values for model parameters can be expressions of netlist parameters.

Input Data from Multiple Files

If you want to use data from multiple files, use the `include` statement to insert new files. When the Spectre simulator reads the `include` statement in the netlist, it finds the new file, reads it, and then resumes reading the netlist file.

If you have older netlist files you want to incorporate into your new, larger netlist, the `include` statement is particularly helpful. Instead of creating a completely new netlist, you can use the `include` statement to insert your old files into the netlist at the location you want.

Note: The Spectre simulator always assumes that the file being included is in SPICE language mode unless the extension of the filename is `.scs`.

Syntax for Including Files

Including Verilog-A Modules

To include Verilog-A modules in your netlist, use the `ahdl_include` statement. The Spectre circuit simulator compiles the complete module during the initial simulation. The module is re-compiled during subsequent simulations only if it is modified. This may result in a performance improvement. If you are making frequent changes to the Verilog-A in your design, you can turn the one-step compilation off by using the following command:

```
setenv CDS_AHDL_CMI_ENABLE NO
```

Including Digital Vector Files

You can add a digital vector text file to a Spectre netlist using the following statement

```
vec_include filename
```

For a SPICE netlist, use the following statement

```
.vec filename
```

For more information on the digital vector file refer to [Appendix D, “Digital Vector File Format.”](#)

Including Verilog Value Change Dump Files

You can add a Verilog Value Change Dump (VCD) or an Extended VCD (EVCD) file to a Spectre netlist using the following statements respectively

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
vcd_include vcd_filename vcd_signal_info
evcd_include evcd_filename evcd_signal_info
```

For a SPICE netlist, use the following statements

```
.vcd_include vcd_filename vcd_signal_info
.evcd_include evcd_filename evcd_signal_info
```

For more information on the digital vector file refer to [Appendix E, “Verilog Value Change Dump Stimuli.”](#)

Formatting the include Statement

You can use any of two formatting options for the `include` statement. When you want to use C preprocessor (CPP) macro-processing capabilities within your inserted file, use the second format (`#include`). These are the two format options:

```
include "filename"
#include "filename"
```

The first option (`include`) is performed by the Spectre simulator itself. The second option (`#include`) is performed by the CPP. You must use the `#include` option when you have macro substitution in the inserted file.

Note: CPP is not supported in Spectre Direct.

Rules for Using the include Statement

Remember the following rules and guidelines when using the `include` statement:

- You must use the `#include` format if you want the CPP to process the inserted file. Also, you must specify that the CPP be run using the `-E` command line option when you start the Spectre simulator.
- Regardless of which include format you use, you can use the `-I` command line option, followed by a path, to have the Spectre simulator look for the inserted files in a specified directory, in addition to the current directory, just as you would for the CPP `#include`.

When you use the `-I` command-line option with `#include`, it triggers the C preprocessor (CPP) to parse the netlist file. You can use the `-disableCPP` command-line option along with the `-I` command-line option to disable the C preprocessor to parse the netlist file.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

If you use both `-E` and `-disableCPP` options on the command line, along with the `-I` command-line option, the `-E` option takes precedence over the `-disableCPP` option, and C preprocessor is used to parse the netlist file.

- If *filename* is not an absolute path specification, it is considered relative to the directory of the including file that the Spectre simulator is reading, not from the directory in which the Spectre simulator was called.
- You must surround the *filename* in quotation marks.
- You can place a space and then a backslash-escaped newline (`\`) between `include` and *filename* for line continuation.
- You can place other `include` statements in the inserted file.
- With any of the `include` formats, you can set the language mode for the inserted file by placing a `simulator lang` command at the beginning of the file. The Spectre simulator assumes that the file to be included is in the SPICE language unless one of the following conditions occurs:
 - The file to be included has a `simulator lang=spectre` line at the beginning of the file. (The first line is not a comment title line, even in SPICE mode.)
 - The file to be included has a `.scs` file extension.
- With the `include` format, if you change the language mode in an inserted file, the language mode returns to that of the original file at the end of the inserted file.
- You cannot start a statement in an original file and end it in an inserted file or vice versa.
- You can use `include "~/filename"`, and the Spectre simulator looks for *filename* in your home directory. This does not work for `#include`.
- You can use environment variables in your include statements. For example,
`include "$MYMODELS/filename"`
The Spectre simulator looks for *filename* in the directory specified by `$MYMODELS`. This works for `include`, but not for `#include`.

There are two major differences between using `#include` and `include`:

- You can specify `#include` to run CPP and use macros and `#`-defined constants.
- `#include` does not expand special characters or environment variables in the filename.

Example of include Statement Use

In the following `include` statement example, the Spectre simulator reads initial program options and then inserts two files, `cmos.mod` and `opamp.ckt`. After reading these files, it returns to the original file and reads further data about power supplies.

```
// example of using include statement
global gnd vdd vss
simulator lang=spectre
parameters VDD=5
include "cmos.mod"
include "opamp.ckt"

// power supplies
Vdd vdd gnd vsource dc=VDD
Vss vss gnd vsource dc=-VDD
```

Reading Piecewise Linear (PWL) Vector Values from a File

You could type the following component description into a netlist:

```
v4 in 0 vsource type=pwl wave=[0 0 1n 0 2n 5 10n 5 11n 0 12n 0]
```

You could also enter the vector values and SI scalar values (p, n, u, m, k, M, G, and so on) from a file, in which case the component description might look like this:

```
v4 in 0 vsource type=pwl file="test.in"
```

You can use the `-I` command line option, followed by a path, to have the Spectre simulator look for the inserted files in a specified directory if they cannot be found in the current directory.

If you use an input file, the values in the file must look like the following:

```
0 0
1e-9 0
2e-9 5
10e-9 5
11e-9 0
12e-9 0
```

The following is an example of SI scalar values in the input file:

```
0 0
1u 4m
2u 3m
3u 2m
4u 1m
5u -1m
6u -2m
```

The input file may also contain design variables. For example, the input file can have time, value, or both time and value as variables. The expressions may also contain empty spaces. For example:

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
1u    0
4u    volt1
time1 + 5u 0
time1+5u volt2
```

Note: There should be no ambiguity in the expression, otherwise, Spectre generates an error. For example, Spectre will generate an error if the following expression is specified in the PWL file:

```
time1 + 4u +5
```

Also see [vpwlf](#) for a definition of vpwlf source.

Using Library Statements

Another way to insert new files is to use the library statements. There are two statements: one to refer to a library and one that defines the library. A library is a way to group statements into multiple sections and selectively include them in the netlist by using the name of the section.

As for the include statement, the default language of the library file is SPICE unless the extension of the file is `.scs`; then the default language is the Spectre Netlist Language.

Library Reference

This statement refers to a library section. This statement can be nested. To see more information on including files, see `spectre -h include`. The name of the section has to match the name of the section defined in the library. The following is the syntax for library reference:

```
include "file" section=Name
```

where *file* is the name of the library file to be included. The library reference statement looks like an include statement, except for the specification of the library section. When the file is being inserted, only the named section is actually included.

Library Definition

The library definition has to be in a separate file. The library has to have a name. Each section in the library has to be named because this name is used by the library reference statement to identify the section to include. The *statements* within each section can be any valid statement. This is important to remember when using libraries in conjunction with alter groups because the `altergroup` statement is restrictive in what can be specified.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The optional names are allowed at the end of the section and library. Spectre does not check if these names match the names of the section or library.

The following is the syntax for library definition:

```
library libraryName
  section sectionName
    statements
  endsection [sectionName]
  section anotherName
    statements
  endsection [anotherName]
endlibrary [libraryName]
```

One common use of library references is within `altergroup` statements. For example:

```
al altergroup {
  //change models to "FAST" process corner
  include "MOSLIB" section=FAST
}
```

Structural Verilog

The Spectre circuit simulator supports structural Verilog netlist files for verification of digital circuits. This approach is typically used for standard cell designs, where the Verilog netlist file is generated by synthesis tools, and SPICE subcircuits are available for all standard cells.

The most common approach is to use a top-level SPICE file that contains the analysis statement, probes, measures, and simulation control statements, and also calls to one or more Verilog netlist files. The Verilog netlist files contain calls of basic cells, which are available in the SPICE netlist file.

You can also include Verilog files by using the `vlog_include` statement, as shown below.

```
vlog_include "file.v" supply0=gnd supply1=vdd insensitive=no|yes
```

Spectre reads the structural Verilog file `file.v`. The keywords are `supply0` and `supply1`. The `supply0` keyword must be set to the ground node used in the Verilog subcircuit and `supply1` must be set to the power supply node. If `insensitive=yes` is specified, the Verilog netlist file is parsed as case insensitive. If `insensitive=no` is specified, it is parsed as case sensitive. The default value is `no`.

Note: If the name of a module called by SPICE contains uppercase letters (for example, `top_MODULE`), then set `insensitive=yes` to use the `vlog_include` statement.

Unsupported Structural Verilog Features

Spectre does not support the following structural Verilog features:

- Multi-bit expression (for example, `3 ' fb1`)
- Arrayed instances
- `defparam`
- `triereg`, `triand`, `trior`, `tri0`, `tri1`, `wand`, and `wor` nets
- Strength and delay
- Generated instances
- User-defined procedures (UDPs)
- Attributes
-

Multidisciplinary Modeling

Multidisciplinary modeling involves setting tolerances and using predefined quantities.

Setting Tolerances with the `quantity` Statement

Quantities are used to hold convergence-related information about particular types of signals, such as their units, absolute tolerances, and maximum allowed change per Newton iteration. With the `quantity` statement, you can create quantities and change the values of their parameters. You set these tolerances with the `abstol` and `maxdelta` parameters, respectively. You can set the `huge` parameter, which is an estimate of the probable maximum value of any signal for that quantity. You can also set the `blowup` parameter to define an upward bound for signals of that quantity. If a signal exceeds the `blowup` parameter value, the analysis stops with an error message.

Generally, a reasonable value for the absolute tolerance of a quantity is 10^6 times smaller than its greatest anticipated value. A reasonable definition for the `huge` value of a quantity is 10 to 10^3 times its greatest expected value. A reasonable definition of the `blowup` value for a quantity is 10^6 to 10^9 times its greatest expected value.

Predefined Quantities

The Spectre Netlist Language has seven predefined quantities that are relevant for circuit simulation, and you can set tolerance values for any of them. These seven predefined quantities are

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- Electrical current in Amperes (named `I`)
(Default absolute tolerance = 1 pA)
- Magnetomotive force in Amperes (named `MMF`)
(Default absolute tolerance = 1 pA-turn)
- Electrical potential in Volts (named `V`)
(Default absolute tolerance = 1 μ V; Default maximum allowable change per iteration = 300mV)
- Magnetic flux in Webers (named `Wb`)
(Default absolute tolerance = 1 nWb)
- Temperature in Celsius (named `Temp`)
(Default absolute tolerance = 100 μ C)
- Power in Watts (named `Pwr`)
(Default absolute tolerance = 1 nW)
- Unitless (named `U`)
(Default absolute tolerance = 1×10^{-6})

For more information, see `spectre -h quantity`.

quantity Statement Example

The electrical potential quantity has a normal default setting of 1 μ V for absolute tolerance (`abstol`) and 300 mV for maximum change per Newton iteration (`maxdelta`). You can change `abstol` to 5 μ V, reset `maxdelta` to 600 mV, define the estimate of the maximum voltage to be 1000 V, and set the maximum permitted voltage to be 10^9 with the following statement:

```
VoltQuant quantity name="V" abstol=5uV maxdelta=600mV  
      huge=1000V blowup=1e9
```

`VoltQuant` is a unique name you give to the `quantity` statement.

The keyword `quantity` is the primitive name for the statement.

The `name` parameter identifies the quantity you are changing. (`V` is the name for electrical potential.)

`abstol`, `maxdelta`, `huge`, and `blowup` are the parameters you are resetting.

Note: The `quantity` statement has other uses besides setting tolerances. You can use the `quantity` statement to create new quantities or to redefine properties of an existing quantity, and you can use the `node` statement to set the quantities for a particular node. For more information about the `quantity` statement, see the Spectre online help (`spectre -h quantity`). For more information on the `node` statement, see `spectre -h node`. The following is an example of a `node` statement:

```
setToMagnetic t1 t2 node value="Wb" flow="MMF" strength=insist
```

Inherited Connections

Inherited connections is an extension to the connectivity model that allows you to create global signals and override their names for selected branches of the design hierarchy. The flexibility of inherited connections allows you to use

- Multiple power supplies in a design
- Overridable substrate connections
- Parameterized power and ground symbols

You can use an inherited connection so that you can override the default connection made by a signal or terminal. This method can save you valuable time. You do not have to re-create an entire subbranch of your design just to change one global signal.

For more detailed information on how to use inherited connections and net expressions with various Cadence® tools in the design flow, see the *Inherited Connections Flow Guide*.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Parameter Specification and Modeling Features

You can use the Virtuoso® Spectre® circuit simulator models and AHDL modules in Spectre netlists. This chapter describes the powerful modeling capabilities of Spectre, including

- [Instance \(Component or Analysis\) Parameters](#) on page 108
- [Parameters Statement](#) on page 113
- [Expressions](#) on page 115
- [Subcircuits](#) on page 127
- [Inline Subcircuits](#) on page 133
- [Inline Inherited Subcircuit](#) on page 141
- [Binning](#) on page 142
- [Scaling Physical Dimensions of Components and Device Model Technology](#) on page 154
- [Multi-Technology Simulation](#) on page 156

Instance (Component or Analysis) Parameters

In this section, you will learn about the types of component or analysis parameter values the Spectre circuit simulator accepts and how to specify them.

Types of Parameter Values

Spectre component or analysis parameters can take the following types of values:

- Real or integer expression, consisting of
 - Literals
 - Arithmetic or Boolean operators
 - Predefined circuit or subcircuit parameters
 - Built-in constants (fixed values) or mathematical functions (software routines that calculate equations)
 - Real or integer constants
- The name of a component instance or model
- The name of a component parameter
- A character string (must be surrounded by quotation marks)
- A name from a predefined set of names available to specify the parameter value (enumerated types)

Parameter Dimension

Component or analysis parameters can be either scalar or vector.

If a component or analysis parameter value is a group of numbers or names, you specify the group as a vector of values by enclosing the list of items in square brackets (`[]`)—for example, `coeffs=[0 0.1 0.2 0.5]` to specify the parameter values 0, 0.1, 0.2, and 0.5. You can specify a group of number pairs (such as time-voltage pairs to specify a waveform) as a vector of the individual numbers.

For a vector parameter assignment, you can use the `range` function to specify a range of values. Following is the syntax for the `range` function:

```
range(start, stop, end)
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Here,

`start` - start value of the parameter range

`stop` - end value of the parameter range

`step` - number by which the parameter's value should be increased. The `step` argument is optional. If it is not specified, the default value is taken as 1. Negative values are also supported. The values can be integer or float.

For example,

```
<param_name>=[1 2 3 range(4, 10, 2)]
```

will return [1 2 3 4 6 8 10].

Remember these guidelines when you specify vectors of value:

- You can mix numbers and netlist or subcircuit parameter names in the same vector (`coeff=[0 coeff1 coeff2 0.5]`).
- You cannot leave a list of items empty.
- You can use expressions (such as formulas) to specify numbers within a vector. When you use a vector of expressions, each expression must be surrounded by parentheses (`coeff=[0 (A*B) C 0.5]`).
- You can use subcircuit parameters within vectors.

Parameter Ranges

Parameter ranges have hard limits and soft limits. Hard limits are enforced by the Spectre simulator; if you violate them, the Spectre simulator issues an error and terminates. You specify soft limits; if you violate them, the Spectre simulator issues a warning and continues. Soft limits are used to define reasonable ranges for parameter values and can help find “unreasonable” values that are likely errors. You can change soft limits, which are defined in one or more files. Use the `+param` command line option to use the suggested parameter range limits.

You can specify limits for any scalar parameter that takes either a real number, an integer, or an enumeration. To specify the limits of a parameter that takes enumerations, use the indices or index values associated with the enumerations. For example, consider the region parameter of the `bjt`. There are four possible regions (see `spectre -h bjt`):

- `off`
- `fwd`

- `rev`
- `sat`

Each enumeration is assigned a number starting at 0 and counting up. Thus,

- `off=0`
- `fwd=1`
- `rev=2`
- `sat=3`

The specification `bjt 3 <= region <= 1` indicates that a warning is printed if `region=rev` because the conditions `3 <= region` and `region <= 1` exclude only `region=2` and `region 2` is `rev`.

For more information on parameter range checking, see [Checking for Invalid Parameter Values](#) on page 132.

Help on Parameters

There are four main ways to get online help about Spectre component or analysis parameters.

spectre -help

When you type `spectre -help name`, where *name* is the name of a component or analysis, you get the following information:

- Parameter names
Related parameters are grouped together.
- Parameter defaults
- Units
- Parameter description

For analyses and controls, parameters are listed in the “Parameters” section. At the end of the longer parameter listings is the parameter index. This index lists the parameters alphabetically and gives the number that corresponds to where the parameter is in the numbered list.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

For components, parameters are divided into up to four sections: “Instance Parameters,” “Model Parameters,” “Output Parameters,” and “Operating Point Parameters.” At the end of longer parameter listings is the parameter index. This index indicates where to find a parameter’s description with a letter and a number. The letter refers to the section (for example, *I* refers to the instance parameters section, *M* refers to the model parameters section, *O* refers to the output parameters section, and *OP* refers to the operating-point parameters section), and the number refers to where the parameter is in the numbered list.

spectre -helpsort

When you type `spectre -helpsort name`, where *name* is the name of a component or analysis, you get the same information as you do with `spectre -h name`, but the parameters are sorted alphabetically instead of divided into related groups.

spectre -helpfull

When you type `spectre -helpfull name`, where *name* is the name of a component or analysis, you get related parameters grouped as you do with `spectre -h name`, and you get the following additional information:

- Parameter type
- Parameter dimension—scalar or vector
- Parameter range

spectre -helpsortfull

When you type `spectre -helpsortfull name`, where *name* is the name of a component or analysis, you get the same information as you do with `spectre -helpfull name`, but the parameters are sorted alphabetically instead of divided into related groups.

Scaling Numerical Literals

If a parameter value is an integer or a floating-point number, you can scale it in the following ways:

- Follow the number with an *e* or an *E* and an integer exponent (for example, `2.65e3`, `5.32e-4`, `1E-14`, `3.04E6`)
- Use scale factors (for example `5u`, `3.26k`, `4.2m`)

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Important

You cannot use both scale factors and exponents in the same parameter value. For example, the Spectre simulator ignores the *p* in a value such as 1.234E-3*p*.

Caution

The Spectre simulator also accepts additional data files, such as the waveform and noise files accepted by the independent sources or the S-parameter file accepted by the N-port. Generally, these files do not accept numbers with scale factors.

The Spectre mode (`simulator lang=spectre`) accepts only the following ANSI standard (SI) scale factors:

$T=10^{12}$	$G=10^9$	$M=10^6$	$K=10^3$	$k=10^3$
$_=1$	$\% = 10^{-2}$	$c=10^{-2}$	$m=10^{-3}$	$u=10^{-6}$
$n=10^{-9}$	$p=10^{-12}$	$f=10^{-15}$	$a=10^{-18}$	

Note: SI scale factors are case sensitive.

The Spectre simulator allows you to specify units, but only if you specify a scale factor. If specified, units are ignored. Thus,

```
c=1pf // units = "f"  
l=1uH // units = "H"
```

are accepted, but

```
r=50Ohms
```

is rejected because units are provided without a scale factor. For the last example, use

```
r=50_Ohms
```

SPICE mode (`simulator lang=spice`) accepts only the following SPICE scale factors:

Note: SPICE scale factors are not case sensitive. Any other scale factor is ignored (treated as 1.0).

$t=10^{12}$	$g=10^9$	$meg=10^6$	$k=10^3$	$p=10^{-12}$
$m=10^{-3}$	$mil=25.4 \times 10^{-6}$	$u=10^{-6}$	$n=10^{-9}$	$f=10^{-15}$



If you are not clear about the scaling rules for each simulation mode, you can cause errors in your simulation. For example, 1.0M is interpreted as 10^{-3} in the SPICE mode but as 10^6 in the Spectre mode.

Parameters Statement

In this section, you will learn about the circuit and subcircuit parameters (collectively known as netlist parameters) as defined by the `parameters` statement.

Circuit and Subcircuit Parameters

The Spectre Netlist Language allows real-valued parameters to be defined and referenced in the netlist, both at the top-level scope and within subcircuit declarations (run `spectre -h subckt` for more details on parameters within subcircuits).

The format for defining parameters is as follows:

```
parameters param=value param=value ...
```

Once defined, you can use parameters freely in expressions. The following are examples:

```
simulator lang=spectre
parameters p1=1 p2=2           // declare some parameters
r1 1 0 resistor r=p1           // use a parameter, value=1
r2 1 0 resistor r=p1+p2        // use parameters in an expression, value=3
x1 s1 p4=8                     // subckt "s1" is defined below, pass in value 8 for "p4"
subckt s1
  parameters p1=4 p3=5 p4=6    // note: no "p2" here, p1 "redefined"
  r1 1 0 resistor r=p1         // local definition used: value=4
  r2 1 0 resistor r=p2         // inherit from parent(top-level) value=2
  r3 1 0 resistor r=p3         // use local definition, value=5
  r4 1 0 resistor r=p4         // use passed-in value, value=8
  r5 1 0 resistor r=p1+p2/p3   // use local+inherited/local=(4+2/5)=4.4
ends
time_sweep tran start=0 stop=(p1+p2)*50e-6 // use 5*50e-6 = 150 us
dc_sweep dc param=p1 values=[0.5 1 +p2 (sqrt(p2*p2)) ] // sweep p1
```

Parameter Declaration

Parameters can be declared anywhere in the top-level circuit description or on the first line of a subcircuit definition. Parameters must be declared before they are used (referenced).

Multiple parameters can be declared on a single line. When parameters are declared in the top-level, their values are also specified. When parameters are declared within subcircuits,

their default values are specified. The value or default value for a parameter can be a constant, expression, a reference to a previously defined parameter, or any combination of these.

You can declare parameters between subcircuit definitions if the subcircuits do not refer to parameters in the parent scope defined after the subcircuit definition. If you want to use `altergroups`, you must declare all parameters before the subcircuit definitions.

Parameter Inheritance

Subcircuit definitions inherit parameters from their parent (enclosing subcircuit definition, or top-level definition). This inheritance continues across all levels of nesting of subcircuit definitions; that is, if a subcircuit `s1` is defined, which itself contains a nested subcircuit definition `s2`, then any parameters accessible within the scope of `s1` are also accessible from within `s2`. Also, any parameters declared within the top-level circuit description are also accessible within both `s1` and `s2`. However, any subcircuit definition can redefine a parameter that it inherited. In this case, if no value is specified for the redefined parameter when the subcircuit is instantiated, then the redefined parameter uses the locally defined default value, rather than inheriting the actual parameter value from the parent. See how the `r2` resistor is used in the examples in [Circuit and Subcircuit Parameters](#) on page 113.

Parameter Referencing

Spectre netlist parameters can be referenced anywhere that a numeric value is normally specified on the right-hand side of an `=` sign or within a vector, where the vector itself is on the right-hand side of an `=` sign. This includes referencing of parameters in expressions (run `spectre -h expressions` for more details on netlist expression handling), as indicated in the preceding examples. You can use expressions containing parameter references when specifying component or analysis parameter values (for example specifying the resistance of a resistor or the stop time of a transient analysis, as outlined in the preceding example), when specifying model parameter values in model statements (for example specifying `bf=p1*0.8` for a bipolar model parameter, `bf`), or when specifying initial conditions and nodesets for individual circuit nodes.

Altering/Sweeping Parameters

Just as certain Spectre analyses (such as `sweep`, `alter`, `ac`, `dc`, `noise`, `sp`, and `xf`) can sweep component instance or model parameters, they can also sweep netlist parameters. Run `spectre -h analysis` to see the particular details for any of these analyses, where `analysis` is the analysis of interest.

Expressions

An expression is a construct that combines operands with operators to produce a result that is a function of the values of the operands and the semantic meaning of the operators. Any legal operand is also an expression in itself. Legal operands include numeric constants and references to top-level netlist parameters or subcircuit parameters. Calls to algebraic and trigonometric functions are also supported. The complete lists of operators, algebraic, and trigonometric functions are given after some examples.

The following are examples:

```
simulator lang=spectre
parameters p1=1 p2=2           // declare some top-level parameters
r1 (1 0) resistor r=p1         // the simplest type of expression
r2 (1 0) resistor r=p1+p2      // a binary (+) expression
r3 (1 0) resistor r=5+6/2      // expression of constants, = 8
x1 s1 p4=8 // instantiate a subcircuit, defined in the following lines
subckt s1
parameters p1=4 p3=5 p4=p1+p3 // subcircuit parameters
  r1 (1 0) resistor r=p1       // another simple expression
  r2 (1 0) resistor r=p2*p2    // a binary multiply expression
  r3 (1 0) resistor r=(p1+p2)/p3 // a more complex expression
  r4 (1 0) resistor r=sqrt(p1+p2) // an algebraic function call
  r5 (1 0) resistor r=3+atan(p1/p2) // a trigonometric function call
  r6 (1 0) RESMOD r=(p1 ? p4+1 : p3) // the ternary operator
ends
// a model statement, containing expressions
model RESMOD resistor tc1=p1+p2 tc2=sqrt(p1*p2)
// some expressions used with analysis parameters
time_sweep tran start=0 stop=(p1+p2)*50e-6 // use 5*50e-6 = 150 us
// a vector of expressions (see notes on vectors below)
dc_sweep dc param=p1 values=[0.5 1 +p2 (sqrt(p2*p2))] // sweep p1
```

Where Expressions Can Be Used

The Spectre Netlist Language allows expressions to be used where numeric values are expected on the right-hand side of an = sign or within a vector, where the vector itself is on the right-hand side of an = sign. Expressions can be used when specifying component or analysis instance parameter values (for example, specifying the resistance of a resistor or the stop time of a transient analysis, as outlined in the preceding example), when specifying model parameter values in model statements (for example, specifying $b_f = p1 * 0.8$ for a bipolar model parameter, b_f), or when specifying initial conditions and nodesets for individual circuit nodes.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Operators

The operators in the following table are supported, listed in order of decreasing precedence. Parentheses can be used to change the order of evaluation. For a binary expression like $a+b$, a is the first operand and b is the second operand. All operators are left associative, with the exceptions of the “to the power of” operator ($**$) and the ternary operator ($? :$), which are right associative. For logical operands, any nonzero value is considered true. The relational and equality operators return a value of 1 to indicate true or 0 to indicate false. There is no short-circuiting of logical expressions involving $\&\&$ and $|$.

Operator	Symbol(s)	Value
Unary +, Unary –	+, –	Value of the operand, negative of the operand.
To the power of	**	First operand to be raised to the power of the second operand.
Multiply, Divide	*, /	Product, quotient of the operands.
Binary Plus/Minus	+, –	Sum, difference of the operands.
Shift	<<, >>	First operand shifted left by the number of bits specified by the second operand; first operand shifted right by the number of bits specified by the second operand.
Relational	<, <=, >, >=	Less than, less than or equal, greater than, greater than or equal, respectively.
Equality	==, !=	True if the operands are equal; true if the operands are not equal.
Bitwise AND	&	Bitwise AND (of integer operands).
Bitwise Exclusive NOR	~^ (or ^~)	Bitwise exclusive NOR (of integer operands).
Bitwise OR		Bitwise OR (of integer operands).
Logical AND	&&	True only if both operands true.
Logical OR		True if either operand is true.
Conditional selection	(<i>cond</i>) ? <i>x</i> : <i>y</i>	Returns <i>x</i> if <i>cond</i> is true, <i>y</i> if not; where <i>x</i> and <i>y</i> are expressions.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Algebraic and Trigonometric Functions

The trigonometric and hyperbolic functions expect their operands to be specified in radians. The `atan2()` and `hypot()` functions are useful for converting from Cartesian to polar form.

Function	Description	Domain
<code>log(x)</code>	Natural logarithm	$x > 0$
<code>log10(x)</code>	Decimal logarithm	$x > 0$
<code>exp(x)</code>	Exponential	$x < 80$
<code>sqrt(x)</code>	Square root	$x > 0$
<code>min(x, y)</code>	Minimum value	All x , all y
<code>max(x, y)</code>	Maximum value	All x , all y
<code>abs(x)</code>	Absolute value	All x
<code>pow(x, y)</code>	x to the power of y	All x , all y
<code>sin(x)</code>	Sine	All x
<code>cos(x)</code>	Cosine	All x
<code>tan(x)</code>	Tangent	All x , except $x = n*(\pi/2)$, where n is odd
<code>asin(x)</code>	Arc-sine	$-1 \leq x \leq 1$
<code>acos(x)</code>	Arc-cosine	$-1 \leq x \leq 1$
<code>atan(x)</code>	Arc-tangent	All x
<code>atan2(x, y)</code>	Arc-tangent of x/y	All x , all y
<code>hypot(x, y)</code>	$\sqrt{x^2 + y^2}$	All x , all y
<code>sinh(x)</code>	Hyperbolic sine	All x
<code>cosh(x)</code>	Hyperbolic cosine	All x
<code>tanh(x)</code>	Hyperbolic tangent	All x
<code>asinh(x)</code>	Arc-hyperbolic sine	All x
<code>acosh(x)</code>	Arc-hyperbolic cosine	$x \geq 1$
<code>atanh(x)</code>	Arc-hyperbolic tangent	$-1 \leq x \leq 1$

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Function	Description	Domain
<code>int(x)</code>	Integer part of x (number before the decimal)	
<code>ceil(x)</code>	Smallest integer greater than or equal to x	All x
<code>floor(x)</code>	Largest integer less than or equal to x	All x
<code>fmod(x, y)</code>	Floating-point remainder of x/y	$y \neq 0$

Using Expressions in Vectors

Expressions can be used as vector elements, as in the following example:

```
dc_sweep dc param=p1 values=[0.5 1 +p2 (sqrt(p2*p2)) ] // sweep p1
```

Note: When expressions are used within vectors, anything other than constants, parameters, or unary expressions (unary +, unary -) must be surrounded by parentheses. Vector elements should be space separated. The preceding `dc_sweep` example shows a vector of four elements: 0.5, 1, +p2, and `sqrt(p2*p2)`. Note that the square root expression is surrounded by parentheses.

Behavioral Expressions

Behavioral source enables you to model a resistor, inductor, capacitor, voltage or current source as a behavioral component. Using `bsource`, you can express the value of a resistance, capacitance, voltage or current as a combination of device operating points, node voltages, branch currents, and built in Virtuoso® Spectre® circuit simulator expressions. `bsource` simulation performance has now been improved by compiling the `bsource` devices. This is explained in more detail in the `bsource` compilation section below.

The syntax for `bsource` is:

```
name (node1 node2) bsource behav_param param_list
```

where `behav_param` can be

`c=simple_expr` Capacitance between the nodes.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<code>g=simple_expr</code>	Conductance between the nodes.
<code>i=generic_expr</code>	Current through bsource.
<code>l=simple_expr</code>	Inductance between the nodes.
<code>phi=simple_expr</code>	Flux in the bsource device.
<code>q=simple_expr</code>	Charge in bsource.
<code>r=simple_expr</code>	Resistance between the nodes.
<code>v=generic_expr</code>	Voltage across bsource.
<code>simple_expr</code>	<p>A Spectre expression containing:</p> <ul style="list-style-type: none">■ netlist parameters■ current simulation time, <code>\$time</code>■ current frequency, <code>\$freq</code>■ node voltages, <code>v(a,b)</code> where <i>a</i> and <i>b</i> are nodes or in the netlist or <code>v(a)</code> which is the voltage between node <i>a</i> and ground. <p>Note: In case of a bsource resistor, if <i>simple_expression</i> is of the form <i>a/b</i>, where <i>b</i>=0, then bsource clamps the value to <i>a</i>*1e5. For example, the value of <code>Res1</code> will be clamped to 1e5 in the following expression:</p> <pre>Res1 (vdd2 0) resistor r=1/v(0);</pre> <p>The resistor value can be controlled by using the global options <code>rclamp</code> and <code>rcut</code>. Refer to the <i>Virtuoso Spectre Circuit Simulator Reference</i> manual for more information on these options.</p> <ul style="list-style-type: none">■ branch currents, <code>i("inst_id:index")</code>, where <i>inst_id</i> is an instance name given in the netlist and <i>index</i> is the port index. The default value for <i>index</i> is 0. <p>For more information, type <code>spectre -h expressions</code> in a terminal window.</p>
<code>generic_expr</code>	A simple expression that may contain <code>idt()</code> or <code>ddt()</code> as well.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

param_list is param_name=value

param_name can be

Multiplicity factor

m The value of m defaults to 1.

Note: When m is greater than 1, Spectre reports the current as the sum of all m parallel devices for all elements except voltage sources. For voltage sources, Spectre reports the current for m=1 only. This is because voltage sources are also used in current-controlled sources and there the requirement is to use the current from m=1.

Spectre reports the power for all elements as the sum of all m parallel devices.

Temperature Parameters

tc1 Linear temperature co-efficient. Valid for all behavioural elements.
Default value is 0 1/C.

tc2 Quadratic temperature co-efficient. Valid for all behavioural elements.
Default value is 0 C⁻²

temp Parameter for ambient temperature. Valid for all behavioral elements. Default value is \$temperature - 273.15.

tnom Parameters measurement temperature. Valid for all behavioural elements.
Default value is 0.0.

trise Temperature rise for ambient. Valid for all behavioural elements.
Default value is 0.0

T Effective value of temperature. Valid for all behavioral elements. Default value is temp+trise-tnom.

tc1c Linear temperature coefficient of capacitor. Valid for resistor type behavioral element. Default value is 0 1/C.

tc2c Quadratic temperature coefficient of capacitor. Valid for resistor type behavioral element. Default value is 0 C⁻².

Clipping Parameters

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<code>max_val</code>	Maximum value of bsource expression. Valid for all behavioural elements, but generally used with <code>i</code> and <code>v</code> elements for clipping the current or voltage between the specified values.
<code>min_val</code>	Minimum value of bsource expression. Valid for all behavioural elements, but generally used with <code>i</code> and <code>v</code> elements for clipping the current or voltage between the specified values.
<code>bv_max</code>	Generate a warning when bsource voltage of two terminals exceeds the value specified by <code>bv_max</code> . Valid for resistor and capacitor.

Noise Parameters

<code>af</code>	Flicker noise exponent. Valid for <code>r</code> and <code>g</code> elements. Default value is 2.
<code>fexp</code>	Flicker noise frequency exponent. Valid for <code>r</code> , <code>g</code> , <code>v</code> , and <code>i</code> elements. Default value is 1.
<code>ef</code>	Alias of <code>fexp</code> .
<code>ldexp</code>	Flicker (1/f) noise L exponent. Valid for <code>r</code> and <code>g</code> elements. Default value is 1.0.
<code>lf</code>	Alias of <code>ldexp</code> .
<code>wdexp</code>	Flicker (1/f) noise W exponent. Valid for <code>r</code> and <code>g</code> elements. Default value is 1.0.
<code>wf</code>	Alias of <code>wdexp</code> .
<code>isnoisy</code>	Specifies whether to generate noise. Valid for <code>r</code> , <code>g</code> , <code>i</code> , and <code>v</code> elements. Valid values are <code>yes</code> and <code>no</code> . Default value is <code>yes</code> .
<code>kf</code>	Flicker noise co-efficient. Valid for <code>r</code> and <code>g</code> elements.
<code>white_noise</code>	White noise expression. Valid for <code>v</code> and <code>i</code> elements.
<code>flicker_noise</code>	Flicker noise expression. Valid for <code>v</code> and <code>i</code> elements.

where

Element **is a bsource with**
`r` resistance specified.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Element is a bsource with

g	conductance specified.
v	voltage specified.
i	current specified.

All the parameters in the `param_name` table are instance parameters. *white_noise* and *flicker_noise* may be assigned behavioural expressions; the other parameters must be assigned constant or parametric expressions.

A bsource can also be declared as an instance of a model of a resistor, inductor, or capacitor. However, the behavioral expression can only be present on the instance of the model and not on the model itself.

Example:

```
simulator lang=spectre
vsrc s 0 vsource type=sine ampl=500.0 freq=100k
// declare a model of a resistor
model model_res resistor tc1=0.01 tc2=0.003
// declare an instance of the above model with a behavioral expression assigned to
//the r parameter
res1 s 0 model_res r=100*(1+(1/2)*v(s,0)+(1/3)*pow(v(s,0),2)) tc1=0.01
tran1 tran stop=50u
```

Altergroup is not supported for models that have behavioral instances.

Parameters Supported

A model that is to be instantiated as a behavioral resistor, capacitor or inductor, can only have those parameters that are already supported for these behavioral primitives. The list of supported parameters is given below. Some of these parameters may only be allowed on instances. For those parameters that are valid on both the instance and model levels, the instance parameter is given priority if it is specified on both the model and the instance of the model.

Resistor

bsource supports `isnoisy`, `m`, `r`, `tc1`, `tc2`, `trise`, `kf`, `af`, `fexp`, `ldexp`, `wdexp`, `l`, `w`, `mr`, `tc1c`, `tc2c`.

The resistor type bsource model has two capacitors between each ports with ground. The parameter `tc1c` is the first-order temperature parameter of that capacitor, and `tc2c` is the second-order temperature parameter.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The final capacitor value is $C = C_0 * (1 + tc1c * T + tc2c * T^2)$, where T is the temperature, C_0 is capacitor when T is 0.

Capacitor

bsource supports c, m, tc1, tc2, ic, trise, and ctype.

Inductor

bsource supports l, m, tc1, tc2, and trise.

Examples of bsource

Nonlinear Resistor/Capacitor/Inductor Instance

```
res (n1 n2) bsource r=100*(1+(1/2)*v(n1,n2))
cond (n1 n2) bsource g=0.01*(1+(1/2)*v(n1,n2))
cap (n1 n2) bsource c=1.0e-6*(1+(1/2)*v(n1,n2))
ind (n1 n2) bsource l=0.1*(1+(1/2)*v(n1,n2))
```

Charge Model for Capacitor

```
cap (n1 n2) bsource q=1.0e-6*v(n1,n2)
```

Magnetic Flux Model for Inductor

```
ind (n1 n2) bsource phi=0.1*i(n1,n2)
```

Voltage and Current (Sinewave) Source

```
vsrsc (n1 n2) bsource v=10.0*sin(2*pi*freq*$time)
isrsc (n1 n2) bsource i=1.0e-3*sin(2*pi*freq*$time)
```

Current Controlled Current Sources

```
vsrsc (n1 n2) vsrsc v=10
cccs1 (n3 n4) bsource i=gain*i("vsrsc:0")
```

Current Controlled Voltage Sources

```
vsrsc (n1 n2) vsrsc v=10
ccvcs1 (n3 n4) bsource v=100*i("vsrsc:0")
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Voltage Controlled Voltage Source

```
vsrc (n1 n2) resistor r=100k
vcvs1 (n3 n4) bsource v=gain*v(n1,n2)
```

Voltage Controlled Current Source

```
vsrc (n1 n2) resistor r=100k
vcvs1 (n3 n4) bsource i=v(n1,n2)/2000.0
```

Giving Maximum and Minimum Range for an Expression

```
res (n1 n2) bsource r=100*(1+(1/2)*v(n1,n2)) max_val=105 min_val=95
```

Giving Temperature Co-efficient for Resistor

```
res (n1 n2) bsource r=100 tc1=0.01 tc2=0.003 trise=10 tnom=30
```

Giving Flicker Noise Co-efficient for Resistor

```
res (n1 n2) bsource r=100 kf=1 af=1 fexp=1
```

Doing Altergroup with Bsource

```
vsrc1 (n1 n2) bsource v=10*sin(2*pi*freq1*$time)
vsrc2 (n3 n4) bsource v=10*cos(2*pi*freq2*$time)
cccs1 (n5 n6) bsource i=gain*i("vsrc1:0")
res (n5 n6) bsource r=100*(1+(1/2)*v(n5,n6))
tran1 tran stop=1u
altAnal altergroup {
cccs1 (n5 n6) bsource i=gain*i("vsrc2:0")
res (n5 n6) bsource r=100*(1+(1/3)*pow(v(n5,n6),2))
}
tran2 tran stop=1u
```

bsource Compilation

Spectre automatically translates bsource components into verilogA models for simulation. As such, they are compiled prior to simulation just like any other verilogA model.

Built-in Constants

You can use built-in constants to specify parameter values.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The Spectre Netlist Language contains the built-in mathematical and physical constants listed in the following table. Mathematical constants start with **M_**, and physical constants start with **P_**.

Constant Name	Value	Description
M_E	2.7182818284590452354	e or escp(1)
M_LOG2E	1.4426950408889634074	log2(e)
M_LOG10E	0.43429448190325182765	log10(e)
M_LN2	0.69314718055994530942	ln(2)
M_LN10	2.30258509299404568402	ln(10)
M_PI	3.14159265358979323846	π
M_TWO_PI	6.28318530717958647652	2π
M_PI_2	1.57079632679489661923	$\pi/2$
M_PI_4	0.78539816339744830962	$\pi/4$
M_1_PI	0.31830988618379067154	$1/\pi$
M_2_PI	0.63661977236758134308	$2/\pi$
M_2_SQRTPI	1.12837916709551257390	$2/\pi$
M_SQRT2	1.41421356237309504880	$\sqrt{2}$
M_SQRT1_2	0.70710678118654752440	$\sqrt{1/2}$
M_DEGPERRAD	57.2957795130823208772	Number of degrees per radian (equal to $180/\pi$)
P_Q	$1.6021918 \times 10^{-19}$	Charge of electron in coulombs
P_C	2.997924562×10^8	Speed of light in vacuum in meters/second
P_K	$1.3806226 \times 10^{-23}$	Boltzman's constant in joules/Kelvin
P_H	$6.6260755 \times 10^{-34}$	Planck's constant in joules times seconds
P_EPS0	$8.85418792394420013968 \times 10^{-12}$	Permittivity of vacuum in farads/meter

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Constant Name	Value	Description
P_U0	$\pi \times (4.0 \times 10^{-7})$	Permeability of vacuum in henrys/meter
P_CELSIUS0	273.15	Zero Celsius in Kelvin

User-Defined Functions

The user-defined function capability allows you to build upon the provided set of built-in mathematical and trigonometric functions. You can write your own functions and call these functions from within any expression. The Spectre function syntax resembles that of C.

Defining the Function

The following is a simple example of defining a function with arguments of type real and results of type real:

```
real myfunc( real a, real b ) {  
    return a+b*2+sqrt(a*sin(b));  
}
```

When you define a function, follow these rules:

- Functions can be declared only at the top level and cannot be declared within subcircuits.
- Arguments to user-defined functions can only be real values, and the functions can only return real values. You must use the keyword `real` for data typing.
- The Spectre function syntax does not allow references to netlist parameters within the body of the function, unless the netlist parameter is passed in as a function argument.
- The function must contain a single `return` statement.

Note: If you create a user-defined function with the same name as a built-in function, the Spectre simulator issues a warning and runs the user-defined function.

Calling the Function

Functions can be called from anywhere that an expression can currently be used in the Spectre simulator. Functions can call other functions; however, the function must be declared *before* it can be called. The following example defines the function `myfunc` and then calls it:

```
real myfunc( real a, real b ) {  
    return a+b*2+sqrt(a*sin(b));  
}
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
real yourfunc( real a, real b ) {  
    return a+b*myfunc(a,b); // call "myfunc"  
}
```

The next example shows how a user-defined function can be called from an expression in the Spectre netlist:

```
r1 (1 0) resistor r=myfunc(2.0, 4.5)
```

Predefined Netlist Parameters

There are two predefined netlist parameters:

- `temp` is the circuit temperature (in degrees Celsius) and can be used in expressions.
- `tnom` is the *measurement (nominal)* temperature (in degrees Celsius) and can be used in expressions.

For example:

```
r1 1 0 res r=(temp-tnom)*15+10k  
o1 options TEMP=55
```

For behavioral expressions, the values of `temp` and `tnom` are specified by the Spectre circuit simulator rather than being passed by the netlist.

Note: If you change `temp` or `tnom` using a `set` statement, `alter` statement, or simulator options card, all expressions with `temp` or `tnom` are reevaluated. Hence, you can use the `temp` parameter for temperature-dependent modeling (this does not include self-heating, however).

Subcircuits

The Spectre simulator helps you simplify netlists by letting you define subcircuits that you can place any number of times in the circuit. You can nest subcircuits, and a subcircuit definition can contain both instances and definitions of other subcircuits. The main applications of subcircuits are to describe the circuit hierarchy and to perform parameterized modeling. In this section, you learn to define subcircuits and to call them into the main circuit.

Formatting Subcircuit Definitions

You format subcircuit definitions as follows:

```
subckt SubcircuitName ([ ] node1 ... nodeN [ ])
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
[ parameters name1=value1 ... [nameN=valueN]
.
.
.
instance, model, ic, or nodeset statements—or
    further subcircuit definitions
.
.
.
ends [SubcircuitName]
```

<code>subckt</code>	The keyword <code>subckt</code> (<code>.subckt</code> is used in SPICE mode).
<code>SubcircuitName</code>	The unique name you give to the subcircuit. Note: The subcircuit name cannot start with a number. For example, if you specify <code>100_sub1</code> as the subcircuit name, the simulator will issue a warning message.
<code>(node1...nodeN)</code>	The external or connecting nodes of the subcircuit to the main circuit.
<code>parameters</code> <code>name1=value1...nameN=</code>	This is an optional parameter specification field. You can specify default values for subcircuit calls that refer to this subcircuit. The field contains the keyword <code>parameters</code> followed by the names and values of the parameters you want to specify.
<code>component</code> <code>instance</code> <code>statement</code>	The instance statements of your subcircuit, other subcircuit definitions, component statements, analysis statements, or model statements.
<code>ends</code> <code>SubcircuitName</code>	The keyword <code>ends</code> (or <code>.ends</code> in SPICE mode), optionally followed by the subcircuit name.

A Subcircuit Definition Example

The following subcircuit named `twisted` models a twisted pair. It has four terminals—`p1`, `n1`, `p2`, and `n2`. The parameter specification field for the subcircuit sets subcircuit call default values for parameters `zodd`, `zeven`, `veven`, `vodd`, and `len`. Remember that the specified parameters are defaults for subcircuit calls, not for the instance statements in the subcircuit. For example, if the subcircuit call leaves the `zodd` parameter unspecified, the value of `zodd` in `odd` is 50. If, however, the subcircuit call sets `zodd` to 100, the value of `zodd` in `odd` is 100.

```
subckt twisted (p1 n1 p2 n2)
    parameters zodd=50 zeven=50 veven=1 vodd=1 len=0
    odd (p1 n1 p2 n2) tline z0=zodd vel=vodd len=len
    tf1a (p1 0 e1 c1) transformer t1=2 t2=1
    tf1b (n1 0 c1 0) transformer t1=2 t2=1
```


Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
even (e1 0 e2 0) tline z0=zeven vel=veven len=len
tf2a (p2 0 e2 c2) transformer t1=2 t2=1
tf2b (n2 0 c2 0) transformer t1=2 t2=1
ends twisted
```

Indenting the contents of a subcircuit definition is not required. However, it is recommended to make the subcircuit definition more easily identifiable.

Subcircuit Example

```
GaAs Traveling Wave Amplifier
// GaAs Traveling-wave distributed amplifier (2-26.5GHz)
// Designed by Jerry Orr, MWTD Hewlett-Packard Co.
// 1986 MTT symposium; unpublished material.

global gnd vdd
simulator lang=spectre

// Models
model nGaAs gaas type=n vto=-2 beta=0.012 cgs=.148p cgd=.016p fc=0.5

subckt cell (o g1 g2)
    TL    (o    gnd d    gnd)    tline len=355u vel=0.36
    Gt    (d    g2  s)           nGaAs
    Ctgd  (d    s)               capacitor c=0.033p
    Cgg   (g2   gnd)             capacitor c=3p
    Gb    (s    g1  gnd)         nGaAs
    Cbgd  (s    gnd)             capacitor c=0.033p
    Ro    (d    c)               resistor r=4k
    Co    (c    gnd)             capacitor c=0.165p
ends cell

subckt stage (i0 o8)
    // Devices
    Q1    (o1    i1    b2)       cell
    Q2    (o2    i2    b2)       cell
    Q3    (o3    i3    b2)       cell
    Q4    (o4    i4    b2)       cell
    Q5    (o5    i5    b2)       cell
    Q6    (o6    i6    b2)       cell
    Q7    (o7    i7    b2)       cell

    // Transmission lines
    TLi1  (i0    gnd  i1    gnd)  tline len=185u z0=96 vel=0.36
    TLi2  (i1    gnd  i2    gnd)  tline len=675u z0=96 vel=0.36
    TLi3  (i2    gnd  i3    gnd)  tline len=675u z0=96 vel=0.36
    TLi4  (i3    gnd  i4    gnd)  tline len=675u z0=96 vel=0.36
    TLi5  (i4    gnd  i5    gnd)  tline len=675u z0=96 vel=0.36
    TLi6  (i5    gnd  i6    gnd)  tline len=675u z0=96 vel=0.36
    TLi7  (i6    gnd  i7    gnd)  tline len=675u z0=96 vel=0.36
    TLi8  (i7    gnd  i8    gnd)  tline len=340u z0=96 vel=0.36
    TLo1  (o0    gnd  o1    gnd)  tline len=360u z0=96 vel=0.36
    TLo2  (o1    gnd  o2    gnd)  tline len=750u z0=96 vel=0.36
    TLo3  (o2    gnd  o3    gnd)  tline len=750u z0=96 vel=0.36
    TLo4  (o3    gnd  o4    gnd)  tline len=750u z0=96 vel=0.36
    TLo5  (o4    gnd  o5    gnd)  tline len=750u z0=96 vel=0.36
    TLo6  (o5    gnd  o6    gnd)  tline len=750u z0=96 vel=0.36
    TLo7  (o6    gnd  o7    gnd)  tline len=750u z0=96 vel=0.36
    TLo8  (o7    gnd  o8    gnd)  tline len=220u z0=96 vel=0.36
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
// Bias network
// drain bias
Ldd      (vdd      o0)      inductor      l=1u
R1        (o0      b1)      resistor      r=50
C1        (b1      gnd)     capacitor     c=9p
// gate 2 bias
R2        (b1      b2)      resistor      r=775
R3        (b2      gnd)     resistor      r=465
C2        (b2      gnd)     capacitor     c=21p
// gate 1 bias
R4        (i8      b3)      resistor      r=50
R5        (b3      gnd)     resistor      r=500
C3        (b3      gnd)     capacitor     c=12p

ends stage

// Two stage amplifier
P1        (in      gnd)     port          r=50      num=1      mag=0
Cin       (in      in1)     capacitor     c=1n
X1        (in1     out1)    stage
Cmid      (out1    in2)     capacitor     c=1n
X2        (in2     out2)    stage
Cout      (out2    out)     capacitor     c=1n
P2        (out     gn)     port          r=50      num=2

// Power Supply
Vpos vdd gnd vsource dc=5

// Analyses
OpPoint dc
Sparams sp start=100M stop=100G dec=100
```

Rules to Remember

When you use subcircuits,

- You must place the same number of nodes in the same order in subcircuit definitions and their respective subcircuit calls.
- Models and subcircuits defined within a subcircuit definition are accessible only from within that subcircuit. You cannot use the model names in a subcircuit definition in statements from outside the subcircuit. You can, however, use both the model name and the subcircuit definitions in new subcircuits within the original subcircuit. Local models or subcircuits hide nodes or subcircuits with the same names defined outside the subcircuit.
- When you use model statements within subcircuit definitions, where model parameters are expressions of subcircuit parameters definitions, a new model is created for every instance of the subcircuit. These different models are “expanded models,” which are derived from the original `model` statement. Each of the new models has a unique name, and component instances created from the original `model` statement are instances of the new model created for the subcircuit. The full name of each new model is the flattened name of the subcircuit, followed by a dot (.), followed by the name of the model

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

as given in the `model` statement. If you request the output of model data, you can see these expanded models in the output.

- Subcircuit parameter names are local only. You cannot access the value of a subcircuit parameter outside of the scope of the subcircuit in which it was declared.
- Parameter names must be lowercase if you want to instantiate components from SPICE mode.

Calling Subcircuits

To call a subcircuit, place an instance statement in your netlist. The nodes for this instance statement are the connections to the subcircuit, and the master field in the subcircuit call contains the name of the subcircuit. You can enter parameters in a subcircuit call to override the parameters in the subcircuit definition for that subcircuit call.

The following example shows a subcircuit call and its corresponding subcircuit definition. `cell` is the name of the subcircuit being called; `Q1` is the unique name of the subcircuit call; and `o1`, `i1`, and `b2` are the connecting nodes to the subcircuit from the subcircuit call. When you call the subcircuit, the Spectre simulator substitutes these connecting node names in the subcircuit call for the connecting nodes in the subcircuit definition: `o1` is substituted for `o`, `i1` is substituted for `g1`, and `b2` is substituted for `g2`. The length of transmission line `TL` is changed to 500 μm for this subcircuit call from its 355 μm default value in the subcircuit definition.

```
Q1 (o1 i1 b2) cell length=500um
subckt cell (o g1 g2)
parameters length=355um
TL o gnd d gnd tline len=length vel=0.36
Gt d g2 s nGaAs
Ctgd d s capacitor c=0.033p
Cgg g2 gnd capacitor c=3p
Gb s g1 gnd nGaAs
Cbgd s gnd capacitor c=0.033p
Ro d c resistor r=10k
Co c gnd capacitor c=0.165p
ends cell
```

Modifying Subcircuit Parameter Values

The following example is a passive Bessel three-pole bandpass filter with default parameter values for bandwidth, termination resistance, and center frequency. The `bw`, `r0`, and `fc`

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

parameters are given default values in the subcircuit, but you can change these values when you call the subcircuit. Changing the value of `bw`, `r0`, and `fc` in a subcircuit call changes the values of many parameters in instance statements that refer to these three parameters.

```
// define passive 3-pole bandpass filter
subckt filter (n1 n2)
  parameters bw=1 r0=1 fc=1
  C1 (n1 0) capacitor c=0.3374 / (6.2832 * bw * r0)
  L1 (n1 0) inductor l=(r0 * bw) / (0.3374 * 6.2832 * fc * fc)
  C2 (n1 n12) capacitor c=bw / (0.9705 * 6.2832 * fc * fc * r0)

  L2 (n12 n2) inductor l=(r0 * 0.9705) / (6.2832 * bw)
  C3 (n2 0) capacitor c=2.2034 / (6.2832 * bw * r0)
  L3 (n2 0) inductor l=(r0 * bw) / (2.2034 * 6.2832 * fc * fc)
ends filter

// instantiate 50 Ohm filter with 10.4MHz
// center frequency and 1MHz bandwidth
F1 (in out) filter bw=1MHz fc=10.4MHz r0=50
// instantiate 1 Ohm filter with 10Hz
// center frequency and 1Hz bandwidth
F2 (n1 n2) filter fc=10
```

Parameter values changed from defaults for these subcircuit calls

You can use such parameterized subcircuits when the Spectre simulator is reading either Spectre or SPICE syntax. Unlike subcircuit calls in SPICE, the names of Spectre subcircuit calls do not have to start with an `x`. This is useful if you want to replace individual components in an existing netlist with subcircuits for more detailed modeling.

Checking for Invalid Parameter Values

When you define subcircuits such as the one in [Modifying Subcircuit Parameter Values](#) on page 131, you might want to put error checking on the subcircuit parameter values. Such error checking prevents you from entering invalid parameter values for a given subcircuit call.

The Spectre `paramtest` component lets you test parameter values and generate necessary error, warning, and informational messages. For example, in the example of the bandpass filter in [Modifying Subcircuit Parameter Values](#) on page 131, the center frequency needs to be greater than half the bandwidth.

Here is a version of the previous three-pole filter that issues an error message if the center frequency is less than or equal to half the bandwidth:

```
* define passive 3-pole bandpass filter
subckt filter (n1 n2)
  parameters bw=1 r0=1 fc=1

  checkFreqs paramtest errorif=((bw/2-fc)>=0) \
```

paramtest component

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
message="center frequency must be greater than half the
bandwidth"
C1 n1 0 capacitor c=0.3374 / (6.2832 * bw * r0)
L1 n1 0 inductor l=(r0 * bw) / (0.3374 * 6.2832 * fc * fc)
C2 n1 n12 capacitor c=bw / (0.9705 * 6.2832 * fc * fc * r0)
L2 n12 n2 inductor l=(r0 * 0.9705) / (6.2832 * bw)
C3 n2 0 capacitor c=2.2034 / (6.2832 * bw * r0)
L3 n2 0 inductor l=(r0 * bw) / (2.2034 * 6.2832 * fc * fc)
ends filter
```

The `paramtest` component `checkFreqs` has no terminals and no effect on the simulation results. It monitors its parameters and issues a message if a given condition is satisfied by evaluating to a nonzero number. In this case, `errorif` specifies that the Spectre simulator issues an error message and stops the simulation. If you specify `printf`, the Spectre simulator prints an informational message and continues the simulation. If you specify `warnif`, the Spectre simulator prints a warning and continues.

For more information about specific parameters available with the `paramtest` component, see the parameter listings in the Spectre online help (`spectre -h`).

Conditional Subcircuits

You can specify different conditions that determine which subcircuits the Spectre simulator instantiates for a given simulation. The determining conditions are computed from the values of parameters. You specify these conditions with the structural `if` statement. This statement lets you specify if-else statements in the netlist.

You can also define a subcircuit in a file and include the file inside the conditional statement using the `include` statement.

Inline Subcircuits

An inline subcircuit is a special case where one of the instantiated devices or models within the subcircuit does not get its full hierarchical name but inherits the subcircuit call name. The inline subcircuit is called in the same manner as a regular subcircuit. You format inline subcircuit definitions as follows:

```
inline subckt SubcircuitName [() node1 ... nodeN ()]
```

Depending on the use model, the body of the inline subcircuit typically contains one of the following:

- Multiple device instances, one of which is the `inline` component
- Multiple device instances (one of which is the `inline` component) and one or more parameterized models

- A single `inline` device instance and a parameterized model to which the device instance refers
- Only a single parameterized model

The `inline` component is denoted by giving it the same name as the inline subcircuit itself. When the subcircuit is flattened, as shown in the following section, the `inline` component does not acquire a hierarchical name such as `X1.M1` but rather acquires the name of the subcircuit call itself, `X1`. Any noninline components in the subcircuit acquire the regular hierarchical name, just as if the concept of inline subcircuits never existed.

Typically, a modeling engineer writes inline subcircuit definitions for a circuit design engineer to use.

Modeling Parasitics

You can model parasitics by adding parasitics components to a base component using inline subcircuits. The body of the inline subcircuit contains one `inline` component, the base component, and several regular components, which are taken to represent parasitics.

The following example of an inline subcircuit contains a MOSFET instance and two parasitic capacitances:

```
inline subckt s1 (a b)          // "s1" is name of subcircuit
    parameters l=1u w=2u
    s1 (a b 0 0) mos_mod l=l w=w// "s1" is "inline" component
    cap1 (a 0) capacitor c=1n
    cap2 (b 0) capacitor c=1n
ends s1
```

The following circuit creates a simple MOS device instance M1 and calls the inline subcircuit s1 twice (M2 and M3):

```
M1 (2 1 0 0) mos_mod
M2 (5 6) s1 l=6u w=7u
M3 (6 7) s1
```

This circuit flattens to the following equivalent circuit:

```
M1 (2 1 0 0) mos_mod
M2 (5 6 0 0) mos_mod l=6u w=7u// the "inline" component
                        // inherits call name
M2.cap1 (5 0) capacitor c=1n// a regular hierarchical name
M2.cap2 (6 0) capacitor c=1n
M3 (6 7 0 0) mos_mod l=1u w=2u// the "inline" component
                        // inherits call name
M3.cap1 (6 0) capacitor c=1n
M3.cap2 (7 0) capacitor c=1n
```

The final flattened names of each of the three MOSFET instances are M1, M2 and M3. (If `s1` was a regular subcircuit, the final flattened names would be `M1`, `M2.s1`, and `M3.s1`.) However, the parasitic capacitors have full hierarchical names.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

You can create an instance of the inline subcircuit cell in the same way as creating an instance of the specially tagged inline device. You can use `save` statements to probe this instance in the same way as a regular device, without having to

- Realize that the instance is actually embedded in a subcircuit
- Know that there are possible additional parasitic devices present
- Figure out the hierarchical name of the device of interest

A modeling engineer can create several of these inline subcircuits and place them in a library for the design engineer to use. The library then includes a symbol cell view for each inline subcircuit. The design engineer then places a symbol cell view on a design, which behaves just as if a primitive were being used. The design engineer can then probe the device for terminal currents and operating-point information.

Probing the Device

The Spectre simulator allows the following list of items to be saved or probed for primitive devices, including devices modeled as the inline components of inline subcircuits:

- All terminal currents
`save m1:currents`
- Specific (index) terminal current
`save m1:1 // #1=drain`
- Specific (named) terminal current
`save m1:s // "s"=source`
- Save all operating-point information
`save m1:oppoint`
- Save specific operating-point information
`save m1:vbe`
- Save all currents and operating-point information
`save m1`

Note: If the device is embedded in a regular subcircuit, you have to know that the device is a subcircuit and find out the appropriate hierarchical name of the device in order to save or probe the device. However, with inline components, you can use the subcircuit call name, just as if the device were not in a subcircuit.

Operating-point information for the inline component is reported with respect to the terminals of the inline component itself and not with respect to the enclosing subcircuit terminals. This results in the following cautions.

Caution: Parasitic Elements in Series with Device Terminals

If the parasitic elements are in series with the device terminals, the reported operating-point currents are correct, but reported operating-point voltages might be incorrect. For example, consider the case of an inline MOSFET device with parasitic source and drain resistances:

```
inline subckt mos_r (d g s b)
  parameters p1=1u p2=2u
  mos_r (dp g sp b) mos_mod l=p1 w=p2// "inline" component
  rd (d dp) resistor r=10      // series drain resistance
  rs (s sp) resistor r=10      // series source resistance
ends mos_r
```

If an instance M1 is created of this `mos_r` inline subcircuit and the operating point of M1 is probed, the drain-to-source current `ids` is reported correctly. However, the reported `vds` is not the same as $V(d) - V(s)$, the two wires that connect the subcircuit drain and source terminals. Instead, `vds` is $V(dp) - V(sp)$, which are nodes internal to the inline subcircuit.

Caution: Parasitic Elements in Parallel with Device Terminals

If the parasitic elements are in parallel with the device terminals, the reported voltages are correct, but the reported currents might be incorrect. For example, consider the following case of a MOSFET with source-to-bulk and drain-to-bulk diodes:

```
inline subckt mos_d (d g s b)
  parameters p1=1u p2=2u
  mos_d (d g s b) mos_mod l=p1 w=p2 // "inline" component
  d1(d b) diode1 r=10                // drain-bulk diode
  d2(s b) diode1 r=10                // source-bulk diode
ends mos_d
```

Here, the operating-point `vds` for the inline component is reported correctly because there are no extra nodes introduced by the inline subcircuit model. However, the reported `ids` for the inline device is not the same as the current flowing into terminal `d` because some of the current flows into the transistor and some through diode `d1`.

Parameterized Models

Inline subcircuits can be used in the same way as regular subcircuits to implement parameterized models. When an inline subcircuit contains both a parameterized model and an inline device referencing that model, you can create instances of the device, and each instance automatically gets an appropriately scaled model assigned to it.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

For example, the instance parameters of an inline subcircuit can represent emitter width and length of a BJT device. Within that subcircuit, a model statement can be created that is parameterized for emitter width and length and scales accordingly. When you instantiate the subcircuit, you supply the values for the emitter width and length, and the device is instantiated with an appropriate geometrically scaled model. Again, the inline device does *not* get a hierarchical name and can be probed in the same manner as if it were a simple device and not actually embedded in a subcircuit.

In the following example, a parameterized model is declared within an inline subcircuit for a bipolar transistor. The model parameters are the emitter width, emitter length, emitter area, and the temperature delta (`trise`) of the device above nominal. Ninety-nine instances of a 4x4 transistor are then placed, and one instance of a transistor with `area=50` is placed. Each transistor gets an appropriately scaled model.

```
* declare a subcircuit, which instantiates a transistor with
* a parameterized model. The parameters are emitter width
* and length.

inline subckt bjtmod (c b e s)
    parameters le=1u we=2u area=le*we trise=0
    model mod1 bjt type=npn bf=100+(le+we)/2*(area/1e-12) \
        is=1e-12*(le/we)*(area/1e-12)
    bjtmod (c b e s) mod1 trise=trise/"inline" component
ends bjtmod

* some instances of this subckt
q1 (2 3 1 0) bjtmod le=4u we=4u / trise defaults to zero
q2 (2 3 2 0) bjtmod le=4u we=4u trise=2
q3 (2 3 3 0) bjtmod le=4u we=4u
.
.
q99 (2 3 99 0) bjtmod le=4u we=4u
q100 (2 3 100 0) bjtmod le=1u area=50e-12
```

Since *each* device instance now gets its own unique model, this approach lends itself to statistical modeling of on-chip mismatch distributions, in which each device is taken to be slightly different than all the others on the same chip. The value of `bf` is the same for the first 99 transistors.

Inline Subcircuits Containing Only Inline model Statements

You can create an inline subcircuit that contains only a single model statement (and nothing else), where the model name is identical to the subcircuit name. This syntax is used to generate a parameterized model statement for a given set of parameters, where the model is then exported and can be referenced from one level outside the subcircuit. Instantiating the inline subcircuit in this case merely creates a model statement with the same name as the subcircuit call. The Spectre simulator knows that because the subcircuit definition contains only a `model` statement and no other instances, the definition is to be used to generate

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

named models that can be accessed one level outside of the subcircuit. Regular device instances one level outside of the subcircuit can then refer to the generated model.

Because these are now instances of a model rather than of a subcircuit, you can specify device instance parameters with enumerated types such as `region=fwd`.

This technique is shown in the following example:

```
* declare an inline subcircuit that "exports" a parameterized model
inline subckt bjtmod
    parameters le=1u we=2u area=le*we
    model bjtmod bjt type=npn bf=100+(le+we)/2*(area/1e-12) \
                                is=1e-12*(le/we)*(area/1e-12)
ends bjtmod

* now create two "instances" of the inline subcircuit, that is,
* create two actual models, called mod1, mod2

mod1 bjtmod le=4u we=4u
mod2 bjtmod le=1u area=50e-12

* 99 instances of mod1 (all share mod1)
* and 1 instance of mod2.
q1 (2 3 1 0) mod1 region=fwd
q2 (2 3 2 0) mod1 trise=2
.
.
q99 (2 3 99 0) mod1
q100 (2 3 100 0) mod2
```

Because the syntax of creating an instance of a model is the same as the syntax of creating an instance of a subcircuit in the Spectre netlist, you can easily replace model instances with more detailed subcircuit instances. To do this, replace the `model` statement itself with a subcircuit definition of the same name.

When you do this in the Spectre Netlist Language, you do not have to change the instance statements. In SPICE, inline subcircuits start with `x`, so you need to rename all instance statements to start with `x` if you replaced a model with a subcircuit.

Process Modeling Using Inline Subcircuits

Another modeling technique is to specify geometrical parameters, such as widths and lengths, to a device such as a bipolar transistor and then to create a parameterized model based on that geometry. In addition, the geometry can be modified according to certain process equations, allowing you to model nonideal etching effects, for example.

You use inline subcircuits and some `include` files for process and geometric modeling, as in the following example files. The `ProcessSimple.h` file defines the process parameters and the bipolar and resistor devices:

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
// File: ProcessSimple.h

simulator lang=spectre

// define process parameters, including mismatch effects

parameters RSHSP=200 RSHPI=5k // sheet resistance, pinched sheet res
+ SPDW=0 SNDW=0 // etching variation from ideal
+ XISN=1 XBFN=1 XRSP=1 // device "mismatch" (mm)
parameters
+ XISNafac=100m XISNbfac=1m // IS scaling factors for mm eqns
+ XBFNafac=100m XBFNbfac=1m // BF " " " " "
+ XRSPafac=100m XRSPbfac=1m // RS " " " " "
+ RSHSPnom=200 RSHPINom=5k // sheet resistance nom. values
+ FRSHPI=RSHPI/RSHPINom // ratio of PI sheet res to nom

// define "simple" bipolar and resistor devices

// a "base" TNSA subckt, that is, a simple "TNSA" bipolar transistor
// subcircuit, with model statement
inline subckt TNSA_B (C B E S)
    parameters MULT=1 IS=1e-15 BF=100
    model modX bjt type=npn is=IS bf=BF // a model statement
    TNSA_B (C B E S) modX m=MULT // "inline" device instance
ends TNSA_B

// a "base" resistor
// a simple "RPLR" resistor subcircuit
inline subckt RPLR_B (A B)
    parameters R MULT=1
    RPLR_B (A B) resistor r=R m=MULT // "inline" device
ends RPLR_B

// define process/geometry dependent bipolar and resistor devices

// a "geometrical/process" TNSA subcircuit
// a BJT subcircuit, with process and geometry effects modeled
// bipolar model parameters IS and BF are functions of effective
// emitter area/perimeter taking process factors (for example,
// nonideal etching) into account
inline subckt TNSA_PR (C B E S)
    parameters WE LE MULT=1 dIS=0 dBF=0
+ WEA=WE+SNDW // effective or "Actual" emitter width
+ LEA=LE+SNDW // effective or "Actual" emitter length
+ AE=WEA*LEA // effective emitter area
+ IS=1e-18*FRSHPI*AE*(1+(XISNafac/sqrt(AE)+XISNbfac)
+ *(dIS/2+XISN-1)/sqrt(MULT))
+ BF=100*FRSHPI*(1+(XBFNafac/sqrt(AE)+XBFNbfac)
+ *(dBF/2+XBFN-1)/sqrt(MULT))

    TNSA_PR (C B E S) TNSA_B IS=IS BF=BF MULT=MULT // "inline"
ends TNSA_PR

// a "geometrical/process" RPLR resistor subcircuit
// resistance is function of effective device geometry, taking
// process factors (for example, nonideal etching) into account
inline subckt RPLR_PR (A B)
    parameters Rnom WB MULT=1 dR=0
+ LB=Rnom*WB/RSHSPnom
+ AB=LB*(WB+SPDW)
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
        RPLR_PR (A B) RPLR_B R=RSHSP*LB/(WB+SPDW)*
+        (1+(XRSPafac/sqrt(AB)+XRSPbfac)*(dR/2+XRSP-1)/sqrt(MULT))
ends RPLR_PR
```

The following file, `Plain.h`, provides the designer with a plain device interface without geometrical or process modeling:

```
// File: Plain.h

simulator lang=spectre

// plain TNSA, no geometrical or process modeling
inline subckt TNSA (C B E S)
    parameters MULT=1 IS=1e-15 BF=100
    TNSA (C B E S) TNSA_B IS=IS BF=BF MULT=MULT // call TNSA_B
ends TNSA

// plain RPLR no geometrical or process modeling
inline subckt RPLR (A B)
    parameters R=1 MULT=1
    RPLR (A B) RPLR_B R=R MULT=MULT
ends RPLR
```

The following file, `Process.h`, provides the designer with the geometrical device interface:

```
// File: Process.h

simulator lang=spectre

// call to the geometrical TNSA model
inline subckt TNSA (C B E S)
    parameters WE=1u LE=1u MULT=1 dIS=0 dBF=0
    TNSA (C B E S) TNSA_PR WE=WE LE=LE \
        MULT=MULT dIS=dIS dBF=dBF // call TNSA_PR
ends TNSA

// call to the geometrical RPLR model
inline subckt RPLR (A B)
    parameters Rnom=1 WB=10u MULT=1 dR=0
    RPLR (A B) RPLR_PR Rnom=Rnom WB=WB \
        MULT=MULT dR=dR // call RPLR_PR
ends RPLR
```

The following example is a differential amplifier netlist showing how a design can combine process modeling with process and geometry effects:

```
// a differential amplifier, biased with a 1mA current source
simulator lang=spectre

include "ProcessSimple.h"
include "Process.h"

E1 (1 0) vsource dc=12

// pullup resistors, 4k ohms nominal
R1 (1 2) RPLR Rnom=4k WB=5 // 5 units wide, model will calc length
R2 (1 3) RPLR Rnom=4k WB=10 // 10 units wide, model will calc length

// the input pair
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
TNSA1 (2 4 5 0) TNSA WE=10 LE=10
TNSA2 (3 4 5 0) TNSA WE=10 LE=10

// no differential input voltage, both inputs tied to same source
E4 (4 0) vsource dc=5

// current source biasing
J5 (5 0) isource dc=1m

dcop dc
```

Inline Inherited Subcircuit

An inline inherited subcircuit is similar to an inline subcircuit. However, with an inline inherited subcircuit, you can pass the instance parameters without specifying them explicitly in the device instance definition. Spectre automatically passes the parameters of the subcircuit instance to the device instance. An inline inherited subcircuit can be defined as:

```
inline inherited subckt SubcircuitName [(] node1 ... nodeN [)]
```

Consider an example where a `model.scs` file contains the following:

```
simulator lang=spectre
inline inherited subckt tmidev (n1 n2 n3 n4)

tmidev (n1 n2 n3 n4) tmimod
model tmimod bsim4 type=n version=4.5 vth0=0.5 k1=0.6
ends
```

The netlist contains the following statement:

```
x1 a b c d tmidev w=1.2u aa=3 l=0.4u
```

In the above example, you can see that although `w` and `l` are not defined as parameters in the device instance definition `tmidev` inside the subcircuit `tmidev`, they have been assigned a value to the device instance `tmidev`. Parameter `aa` will not be added as a parameter of `tmidev` because it is not a valid instance parameter of `tmidev`.

The above netlist is equivalent to specifying the following:


```
simulator lang=spectre
inline inherited subckt tmidev (n1 n2 n3 n4)
tmidev (n1 n2 n3 n4) tmimod w=1.2u l=0.4u
model tmimod bsim4 type=n version=4.5 vth0=0.5 k1=0.6
ends
x1 a b c d tmidev
```

Note: You should use identical names for the inline inherited subcircuit and the instance statement of the subcircuit.

Binning

Binning is the process of partitioning a device with different sizes into different models. Before BSIM 3v3, it was very difficult to fit all the devices with a single `model` statement over very wide ranges of device sizes. To improve fitting accuracy, you might characterize devices into several models with each model valid only for a limited range of device sizes.

For example, suppose you have a device with a length (L) from 0.25 μm to 100 μm and a width (W) from 0.25 μm to 100 μm . You might want to divide your device as follows (not drawn to scale).



In this example, nine models are used. These devices are divided into *bins*. For devices whose length lies between 1 μm and 10 μm and width lies between 10 μm and 100 μm , Mod6 is used. The model name within a group can be of type string as well as a number.

The process of generating these models is called binning. The binning process is usually identical for all simulators because the equations for binning are always the same:

$$P = P_0 + P_l/L_{\text{eff}} + P_w/W_{\text{eff}} + P_p/(L_{\text{eff}}*W_{\text{eff}})$$

There are two ways to do binning with the Spectre simulator:

- Auto model selection

For more information on auto model selection, see the following section.

- Conditional instances

For more information on using conditional instances, see [Conditional Instances](#) on page 144. For more information on using inline subcircuits for model selection, see [Scaling Physical Dimensions of Components and Device Model Technology](#) on page 154.

Auto Model Selection

Automatic model selection is a simulator feature that automatically assigns the correct models to devices based on their device sizes without using conditional instantiation.

Binning is usually used together with automatic model selection. Model selection is now automatic for MOSFETs, BSIM1, BSIM2, and BSIM3. Help on any one of these devices (for example, `spectre -h mos1`) gives you more details.

For the auto model selector program to find a specific model, the models to be searched need to be grouped together within braces. Such a group is called a model group. An opening brace is required at the end of the line defining each model group. Every model in the group is given a name followed by a colon and the list of parameters. Also, you need to specify the device length and width using the four geometric parameters `lmax`, `lmin`, `wmax`, and `wmin`. The selection criteria to choose a model is as follows:

```
lmin <= inst_length < lmax and    wmin <= inst_width < wmax
```

For example:

```
model ModelName ModelType {
  1:      lmin=2 lmax=4 wmin=1 wmax=2 vto=0.8
  2:      lmin=1 lmax=2 wmin=2 wmax=4 vto=0.7
  3:      lmin=2 lmax=4 wmin=4 wmax=6 vto=0.6
}
```

Then for a given instance

```
M1 1 2 3 4 ModelName w=3 l=1.5
```

the program searches all the models in the model group with the name `ModelName` and then picks the first model whose geometric range satisfies the selection criteria. In the preceding example, the auto model selector program chooses `ModelName.2`.

The following example shows multiple lines for each model statement within a group:

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
model pch mos2 {
  1:type=p vto=-0.65 gamma=0.47 lambda=0.09 \
    ld=0.45E-6 kp=0.33E-4 tox=0.21E-7 is=0.0 \
    lmin=0.5u lmax=1.5u wmin=1u wmax=3u \
    tnom=25 xl=3e-08 af=0.8824
  2:type=p vto=-0.69 gamma=0.44 lambda=0.09 \
    ld=0.45E-6 kp=0.33E-4 tox=0.21E-7 is=0.0 \
    lmin=1.5u lmax=2.5u wmin=3u wmax=5u
  3:type=p vto=-0.73 gamma=0.37 lambda=0.09 \
    ld=0.45E-6 kp=0.33E-4 tox=0.21E-7 is=0.0 \
    lmin=2.5u lmax=3.5u wmin=1u wmax=3u
  4:type=p vto=-0.77 gamma=0.34 lambda=0.09 \
    ld=0.45E-6 kp=0.33E-4 tox=0.21E-7 is=0.0 \
    lmin=3.5u lmax=4u wmin=3u wmax=5u
}
```

Then for the given instances,

```
m0 (nd ng ns nb) pch m=1.0 w=4u l=2u
m1 (pd pg ps pb) pch m=1.0 w=4u l=4u
```

the auto model selector selects `pch.2` for `m0` and `pch.4` for `m1`.

Conditional Instances

You can specify different conditions that determine which components the Spectre simulator instantiates for a given simulation. The determining conditions are computed from the values of parameters. You specify these conditions with the structural `if` statement. This statement lets you put `if-else` statements in the netlist.

You can also use conditional instantiation with inline subcircuits. For more information on using inline subcircuits, see [Scaling Physical Dimensions of Components and Device Model Technology](#) on page 154.

Formatting the if Statement

You format the structural `if` statement as follows:

```
if condition statement1 [else statement2]
```

condition

The *condition* fields are Boolean-valued expressions where any nonzero value is taken as “true.”

statement

The `<statement1>` and `<statement2>` fields contain one or more instance statements or `if` statements. The `else` part of the statement is optional.

An if Statement Example

The following example illustrates the use of the `if` statement. There are additional `if` statements in the `statement1` and `statement2` fields.

```
if (rseries == 0) {  
    c1 (a b) capacitor c=c  
    if (gparallel != 0) gp1 a b resistor r=1/gparallel  
} else {  
    r2 (a x) resistor r=rseries  
    c2 (x b) capacitor c=c  
    if (gparallel != 0) gp2 x b resistor r=1/gparallel  
}
```

In this example, the Spectre simulator puts different instance statements into the simulation depending on the values of two parameters, `rseries` and `gparallel`.

- If both `rseries` and `gparallel` are zero, the Spectre simulator includes the instance statement for capacitor `c1`. If `rseries` is zero and `gparallel` is nonzero, the Spectre simulator includes the instance statements for capacitor `c1` and resistor `gp1`.
- If `rseries` is nonzero and `gparallel` is zero, the Spectre simulator includes the instance statements for resistor `r2` and capacitor `c2`.
- If neither `rseries` nor `gparallel` is zero, the Spectre simulator includes the instance statements for resistor `r2`, capacitor `c2`, and resistor `gp2`.

Rules to Remember

When you use the `if` statement,

- If the `statement1` or `statement2` fields contain multiple statements, place these fields within braces (`{}`).
- End the `statement1` and `statement2` fields with newlines.
- Use a continuation character if you want to place a newline between the `if` and `condition` statements.
- When the `statement1` or `statement2` field is a single instance or `if` statement, an `else` statement is associated with the closest previous `if` statement.
- Do not use the parameters specified with the `options` statement inside the `if` expression, otherwise, you might get unexpected results. For example, do not use the following:

```
simOptions options tnom=25  
if (tnom == 27) { //27 is the default value of tnome  
r1 0 1 resistor r=10
```

```
} else {  
r1 0 1 resistor r=20  
}
```

Binning by Conditional Instantiation

You can use conditional instantiation to select an appropriate model based on certain ranges of specified parameters (model binning). This technique lets you decide and implement which parameters to bin on and is valid for any device that supports a model.

The Spectre Netlist Language has conditional instantiation. For example:

```
subckt s1 (d g s b)  
  parameters l=1u w=1u  
  if (l < 0.5u) {  
    m1 (d g s b) shortmod l=l w=w // short-channel model  
  } else {  
    m2 (d g s b) longmod l=l w=w // long-channel model  
  }  
  model shortmod vto=0.6 gamma=2 ..etc  
  model longmod vto=0.8 gamma=66 ..etc  
ends s1
```

Based on the value of parameter `l`, one of the following is chosen:

- A short-channel model
- A long-channel model

Previously, the transistor instances had to have unique names (such as `m1` and `m2` in the preceding example), even though only one of them could actually be chosen. Now, you can use the same name for both instances, provided certain conditions are met. The following example shows a powerful modeling approach that combines model binning (based on area) with inline subcircuits for a bipolar device:

```
// general purpose binning and inline models  
  
simulator lang=spectre  
parameters VDD=5  
  
vcc (2 0) vsource dc=VDD  
vin (1 0) vsource dc=VDD  
  
q1 (1 2 0 0) npn_mod area=350e-12 // gets 20x20 scaled model  
q2 (1 3 0 0) npn_mod area=25e-12 // gets 10x10 scaled model  
q3 (1 3 0 0) npn_mod area=1000e-12 // gets default model  
  
inline subckt npn_mod (c b e s) //generalized binning, based on area  
  parameters area=5e-12  
  if ( area < 100e-12 ) {  
    npn_mod (c b e s) npn10x10 // 10u * 10u, inline device  
  } else if ( area < 400e-12 ) {  
    npn_mod (c b e s) npn20x20 // 20u * 20u, inline device
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
    } else {  
        npn_mod (c b e s) npn_default          // 5u * 5u, inline device  
    }  
    model npn_default bjt is=3.2e-16 va=59.8  
    model npn10x10 bjt is=3.5e-16 va=61.5  
    model npn20x20 bjt is=3.77e-16 va=60.5  
ends npn_mod
```

The transistors end up having the name that they were called with (`q1`, `q2`, and `q3`), but each has the correct model chosen for its respective area. Model binning can be now achieved based on *any* parameter and for *any* device, such as `resistor` or `bjt`.

Changing the Condition Value In Conditional Instantiation

Changing the value of a parameter that results in a change of boolean if condition value is allowed only if there is no actual topology change and the following conditions are met:

- The number of instances in the `if` and `else` blocks are the same.
- The names of the instances in the `if` and `else` blocks are the same.
- Corresponding instances (with the same name) in the `if` and `else` blocks are instances of the same model or sub-circuit, or instances of two different models of the same primitive type.

For example, you can do the following:

```
model mos1 bsim3v3 <model-params-1>  
model mos2 bsim3v3 <model-params-2>  
model mos3 bsim3v3 <model-params-3>  
  
if (p<=1)  
    m1 1 1 0 0 mos1  
else if (p<=2)  
    m1 1 1 0 0 mos2  
else  
    m1 1 1 0 0 mos3  
sweep1 sweep param=p values=[1 2 3]
```

The following example does not satisfy the second condition above, so the Spectre simulator errors out even though there is no actual topology change:

```
parameters p=1  
if (p<=1)  
    r1 1 0 resistor r=1K  
else  
    r2 1 0 resistor r=10K  
all alter param=p value=2
```

Rules for General-Purpose Model Binning

The following set of rules exists for general-purpose model binning. Allowing multiple “instances” or “references” to the same-named device is possible only under the following conditions:

- The reference to the same-named device is possible only in a structural `if` statement that has both an `if` part and an `else` part.
- The conditions of the `if` statements must evaluate to a single device instance with a unique name in that scope.

Multiple references to the same-named device are only possible if there can only ever be one single instance of this device after all expressions have been evaluated, and each instance must be connected to the same nodes and represent the same device.

Examples of Conditional Instances

The following two examples show how to use conditional instances.

Fully Differential CMOS Operational Amplifier

This netlist describes and analyzes a CMOS operational amplifier and demonstrates several sophisticated uses of Spectre features. The example includes top-level netlist parameters, model library/section statements, multiple analyses, and configuring a test circuit with the `alter` statement.

The first file in the example is the main file for the circuit. This file contains the test circuit and the analyses needed to measure the important characteristics of the amplifier.

The main file is followed by files that describe the amplifier and the various models that can be selected. These additional files are placed in the netlist with `include` statements.

Voltage-controlled voltage sources transform single-ended signals to differential- and common-mode signals and vice versa. This approach does not generate or dissipate any power. The power dissipation reported by the Spectre simulator is that of the differential amplifier.

```
// Fully Differential Operational Amplifier Test Circuit
#define PROCESS_CORNER TYPICAL

simulator lang=spectre
global gnd vdd vss

parameters VDD=5.0_V GAIN=0.5

include "cmos.mod"          section=typical
include "opamp.ckt"
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
// power supplies
Vdd (vdd gnd) vsource dc=VDD
Vss (vss gnd) vsource dc=-VDD
// compute differential input
Vcm (cmin gnd) vsource type=dc dc=0 val0=0 val1=2 width=1u \
    delay=10ns
Vdif (in gnd) vsource type=dc dc=0 val0=0 val1=2 width=1u \
    delay=10ns
Ridif (in gnd) resistor
Eicmp (pin cmin in gnd) vcvs gain=GAIN
Eicmn (nin cmin in gnd) vcvs gain=-GAIN
// feedback amplifier
A1 (pout nout pvgnvg) opamp
Cf1 (pout t1) capacitor c=8p
Cf2 (nout t2) capacitor c=8p
Vt1 (t1 nvgnvg) vsource mag=0
Vt2 (t2 pvgnvg) vsource mag=0
Cl1 (pout gnd) capacitor c=8p
Cl2 (out gnd) capacitor c=8p
Ci1 (pin pvgnvg) capacitor c=2p
Ci2 (nin nvgnvg) capacitor c=2p
// compute differential output
Edif (out gnd pout nout) vcvs gain=1
Rodif (out gnd) resistor
Ecmp (cmout mid pout gnd) vcvs gain=GAIN
Ecmn (mid gnd nout gnd) vcvs gain=GAIN
Rocm (cmout gnd) resistor
//
// Perform measurements
//
spectre options save=lvlpub nestlvl=1
printParams info what=output where=logfile
// operating point
opPoint dc readns="%C:r.dc" write="%C:r.dc"
printOpPoint info what=oppoint where=logfile
// differential-mode characteristics
// closed-loop gain, Av = Vdif:p
// power supply rejection ratio, Vdd PSR = Vdd:p, Vss PSR = Vss:p
dmXferFunctions xf start=1k stop=1G dec=10 probe=Rodif
dmNoise noise start=1k stop=1G dec=10 \
    oprobe=Edif oportv=1 iprobe=Vdif iportv=1
// step response
dmEnablePulse alter dev=Vdif param=type value=pulse annotate=no
dmStepResponse tran stop=2us errpreset=conservative
dmDisablePulse alter dev=Vdif param=type value=dc annotate=no
// loop gain, Tv = -t1/nvg
// open-loop gain, av = out/(pvgnvg)
dmEnableTest1 alter dev=Vt1 param=mag value=1 annotate=no
dmEnableTest2 alter dev=Vt2 param=mag value=-1 annotate=no
dmLoopGain ac start=1k stop=1G dec=10
dmDisableTest1 alter dev=Vt1 param=mag value=0 annotate=no
dmDisableTest2 alter dev=Vt2 param=mag value=0 annotate=no
// common-mode characteristics
// closed-loop gain, Av = Vcm:p
// power supply rejection ratio, Vdd PSR = Vdd:p, Vss PSR = Vss:p
cmXferFunctions xf start=1k stop=1G dec=10 probe=Rocm
cmNoise noise start=1k stop=1G dec=10 \
    oprobe=Rocm oportv=1 iprobe=Vcm iportv=1
// step response
cmEnablePulse alter dev=Vcm param=type value=pulse annotate=no
cmStepResponse tran stop=2us errpreset=conservative
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
cmDisablePulse alter dev=Vcm param=type value=dc annotate=no
// loop gain,  $T_v = -t_1/nvg$ 
// open-loop gain,  $av = 2*cmout/(pvg+nvg)$ 
cmEnableTest1 alter dev=Vt1 param=mag value=1 annotate=no
cmEnableTest2 alter dev=Vt2 param=mag value=1 annotate=no
cmLoopGain ac start=1k stop=1G dec=10
cmDisableTest1 alter dev=Vt1 param=mag value=0 annotate=no
cmDisableTest2 alter dev=Vt2 param=mag value=0 annotate=no
```

The following file, opamp.ckt, contains the differential amplifier.

```
// opamp.ckt: Fully Differential CMOS Operational Amplifier
//
// This circuit requires the use of the cmos process models
simulator lang=spectre
// Folded-Cascode Operational Amplifier
subckt opamp (pout nout pin nin)
    // input differential pair
    M1 (4 pin 1 1) nmos w=402.4u l=7.6u
    M2 (5 nin 1 1) nmos w=402.4u l=7.6u
    M18 (1 12 vss vss) nmos w=242.4u l=7.6u
    // upper half of folded cascode
    M3 (4 11 vdd vdd) pmos w=402.4u l=7.6u
    M4 (5 11 vdd vdd) pmos w=402.4u l=7.6u
    M5 (nout 16 4 vdd) pmos w=122.4u l=7.6u
    M6 (pout 16 5 vdd) pmos w=122.4u l=7.6u
    // lower half of folded cascode
    M7 (nout 13 8 vss) nmos w=72.4u l=7.6u
    M8 (pout 13 9 vss) nmos w=72.4u l=7.6u
    M9 (8 12 vss vss) nmos w=122.4u l=7.6u
    M10 (9 12 vss vss) nmos w=122.4u l=7.6u
    // common-mode feedback amplifier
    M11 (10 nout vss vss) nmos w=12.4u l=62.6u
    M12 (10 pout vss vss) nmos w=12.4u l=62.6u
    M13a (11 gnd vss vss) nmos w=12.4u l=62.6u
    M13b (11 gnd vss vss) nmos w=12.4u l=62.6u
    M14 (10 10 vdd vdd) pmos w=52.4u l=7.6u
    M15 (11 10 vdd vdd) pmos w=52.4u l=7.6u
    Cc1 (nout 11) capacitor c=1p
    Cc2 (pout 11) capacitor c=1p
    // bias network
    M16 (12 12 vss vss) nmos w=22.4u l=11.6u
    M17 (21 12 vss vss) nmos w=22.4u l=11.6u
    M19 (13 13 14 vss) nmos w=22.4u l=21.6u
    M20 (13 21 16 vdd) pmos w=52.4u l=7.6u
    M21 (21 16 17 vdd) pmos w=26.4u l=11.6u
    M22 (16 16 17 vdd) pmos w=26.4u l=11.6u
    D1 (15 vss) dnp area=400n
    D2 (14 15) dnp area=400n
    D3 (18 17) dnp area=400n
    D4 (vdd 18) dnp area=400n
    Ib (gnd 12) isource dc=10u
ends opamp
```

The following file, cmos.mod, contains the models and uses the library and section statements to bin models into various process “corners.” See [Process File](#) on page 151 for a more sophisticated example, which also includes automatic model selection.

```
// cmos.mod: Spectre MOSFET model parameters --- CMOS process
//
// Empirical parameters, best, typical, and worst cases.
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
//
//
simulator lang=spectre
library cmos_mod

section fast // MOSFETS and DIODES for process corner "FAST"
  model nmos mos3 type=n vto=1.04 gamma=1.34 phi=.55 nsub=1e15 \
    cgso=290p cgdo=290p cgbo=250p cj=360u tox=700e-10 \
    pb=0.914 js=1e-4 xj=1.2u ld=1.2u wd=0.9u uo=793 bvj=14
  model pmos mos3 type=p vto=-0.79 gamma=0.2 phi=.71 nsub=1.7e16 \
    cgso=140p cgdo=140p cgbo=250p cj=80u tox=700e-10 \
    pb=0.605 js=1e-4 xj=0.8u ld=0.9u wd=0.9u uo=245 bvj=14
  model dnp diode is=3.1e-10 n=1.12 cjo=3.1e-8 pb=.914 m=.5 bvj=45 \
    imax=1000
  model dpn diode is=1.3e-10 n=1.05 cjo=9.8e-9 pb=.605 m=.5 bvj=45 \
    imax=1000
endsection fast

section typical // MOSFETS and DIODES for process corner "TYPICAL"
  model nmos mos3 type=n vto=1.26 gamma=1.62 phi=.58 nsub=1e15 \
    cgso=370p cgdo=370p cgbo=250p cj=400u tox=750e-10 \
    pb=0.914 js=1e-4 xj=1u ld=0.8u wd=1.2u uo=717 bvj=14
  model pmos mos3 type=p vto=-1.11 gamma=0.39 phi=.72 nsub=1.7e16 \
    cgso=220p cgdo=220p cgbo=250p cj=100u tox=750e-10 \
    pb=0.605 js=1e-4 xj=0.65u ld=0.5u wd=1.2u uo=206 bvj=14
  model dnp diode is=3.1e-10 n=1.12 cjo=3.1e-8 pb=.914 m=.5 bvj=45 \
    imax=1000
  model dpn diode is=1.3e-10 n=1.05 cjo=9.8e-9 pb=.605 m=.5 bvj=45 \
    imax=1000
endsection typical

section slow // MOSFETS and DIODES for process corner "SLOW"
  model nmos mos3 type=n vto=1.48 gamma=1.90 phi=.59 nsub=1e15 \
    cgso=440p cgdo=440p cgbo=250p cj=440u tox=800e-10 \
    pb=0.914 js=1e-4 xj=0.8u ld=0.38u wd=1.5u uo=641 bvj=14
  model pmos mos3 type=p vto=-1.42 gamma=0.58 phi=.73 nsub=1.7e16 \
    cgso=300p cgdo=300p cgbo=250p cj=120u tox=800e-10 \
    pb=0.605 js=1e-4 xj=0.5u ld=0.1u wd=1.5u uo=167 bvj=14
  model dnp diode is=3.1e-10 n=1.12 cjo=3.1e-8 pb=.914 m=.5 bvj=45 \
    imax=1000
  model dpn diode is=1.3e-10 n=1.05 cjo=9.8e-9 pb=.605 m=.5 bvj=45 \
    imax=1000
endsection slow
endlibrary
```

Process File

This example of automatic model selection with the conditional `if` statement is more sophisticated than the previous example (in section [Fully Differential CMOS Operational Amplifier](#) on page 148). With this example, you ask for an `nmos` transistor, and the Spectre simulator automatically selects the appropriate model according to the process corner, the circuit temperature, and the device width and length. The selection is done by the parameterized inline subcircuit and the conditional `if` statement.

The `paramtest` statements create warnings if the model selection parameters are out of range. Models are assigned to instances depending on the initial values of their parameters

When the circuit is input. Note that the instances are not reassigned to new models if the selection parameters later change. However, the models are updated if the circuit temperature is changed. Notice that even though `nmos` is defined as a subcircuit, it is called as if it is a MOSFET primitive.

The MOSFET model parameters are deleted to keep this example to a reasonable length, and ordinarily both the N- and P-channel models are in the same file. If you added the model parameters and a `pmos` model, this file could replace `cmos.mod` in the previous example.

March 2016
© 2003-2016

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
TooNarrow paramtest warnif=(ls < 1um) warnif=(ld < 1um) \
    message="Stripe width for nmos must be greater than 1u."

//
// Model selection
include "models.scs" // include all model definitions
include "select_model.scs" section=typical // include code to auto
// choose models

ends nmos
//
// Set the temperature
//
nmosSetTempTo27C alter param=temp value=27
```

The following file, `models.scs`, contains the models, which depend on circuit temperature (`temp`). Each model parameter can take on one of two values, depending on the value of parameter `temp`.

```
//
// Fast models.
//
model fast_1x1 mos3 type=n vto=(temp >= 27_C) ? 0.8 : 0.77 // ...etc
model fast_1x3 mos3 type=n vto=(temp >= 27_C) ? 0.9 : 0.78 // ...etc
model fast_3x1 mos3 type=n vto=(temp >= 27_C) ? 0.95 : 0.79 // ...etc
model fast_3x3 mos3 type=n vto=(temp >= 27_C) ? 0.98 : 0.81 // ...etc
//
// Typical models.
//
model typ_1x1 mos3 type=n vto=(temp >= 27_C) ? 0.90 : 0.75 // ...etc
model typ_1x3 mos3 type=n vto=(temp >= 27_C) ? 0.91 : 0.73 // ...etc
model typ_3x1 mos3 type=n vto=(temp >= 27_C) ? 0.97 : 0.77 // ...etc
model typ_3x3 mos3 type=n vto=(temp >= 27_C) ? 0.99 : 0.84 // ...etc
//
// Slow models.
//
model slow_1x1 mos3 type=n vto=(temp >= 27_C) ? 0.92 : 0.76 // ...etc
model slow_1x3 mos3 type=n vto=(temp >= 27_C) ? 0.93 : 0.74 // ...etc
model slow_3x1 mos3 type=n vto=(temp >= 27_C) ? 0.98 : 0.78 // ...etc
model slow_3x3 mos3 type=n vto=(temp >= 27_C) ? 0.98 : 0.89 // ...etc
```

The following file, `select_models.scs`, uses the structural `if` statement to select models based on parameters `l` and `w`. Note that for MOS devices, this could also be achieved by using auto model selection (see `spectre -h mos3`), but this example illustrates model binning and model selection based on the structural `if` statement, which can be used to bin based on any combination of parameters, (not necessarily predefined device geometry models) and for any device type (that is, not limited to MOS devices only).

```
library select_models

section fast // select models for fast device, based on subckt
//parameters l,w
    if (l <= 3um) {
        if (w <= 3um) {
            nmos (d g s b) fast_1x1 l=l w=w ls=ls ld=ld
        } else {
            nmos (d g s b) fast_1x3 l=l w=w ls=ls ld=ld
        }
    }
}
```

```
    } else {
        if (w <= 3um) {
            nmos (d g s b) fast_3x1 l=1 w=w ls=ls ld=ld
        } else {
            nmos (d g s b) fast_3x3 l=1 w=w ls=ls ld=ld
        }
    }
}
endsection fast
section typical
    if (l <= 3um) {
        if (w <= 3um) {
            nmos (d g s b) typ_1x1 l=1 w=w ls=ls ld=ld
        } else {
            nmos (d g s b) typ_1x3 l=1 w=w ls=ls ld=ld
        }
    } else {
        if (w <= 3um) {
            nmos (d g s b) typ_3x1 l=1 w=w ls=ls ld=ld
        } else {
            nmos (d g s b) typ_3x3 l=1 w=w ls=ls ld=ld
        }
    }
}
endsection typical
section slow
    if (l <= 3um) {
        if (w <= 3um) {
            nmos (d g s b) slow_1x1 l=1 w=w ls=ls ld=ld
        } else {
            nmos (d g s b) slow_1x3 l=1 w=w ls=ls ld=ld
        }
    } else {
        if (w <= 3um) {
            nmos (d g s b) slow_3x1 l=1 w=w ls=ls ld=ld
        } else {
            nmos (d g s b) slow_3x3 l=1 w=w ls=ls ld=ld
        }
    }
}
endsection slow
endlibrary
```

Scaling Physical Dimensions of Components and Device Model Technology

Selected components allow their physical dimensions to be scaled with global scale factors. When you want to scale the physical dimensions of these instances and models, you use the `scale` and `scalem` parameters in the `options` statement. Use `scale` for instances and `scalem` for models. The default value for both `scale` and `scalem` is 1.0. (For more information about the `options` statement, see [options Statement Format](#) on page 307 and the documentation for the `options` statement in Spectre online help `spectre -h options`.)

You can scale the following devices with `scale` and `scalem`:

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- Capacitors—length (*l*) or width (*w*)
- Diodes—length (*l*) or width (*w*)
- Resistors—length (*l*) or width (*w*)
- Physical resistors (*phy_res*)—length (*l*) or width (*w*)
- MOSFET—length or width

Finding Default Measurement Units

The effects of `scale` and `scalem` depend on the default measurement units of the components you scale. To find the default measurement units for a component parameter, look up that parameter in the parameter listings of your Spectre online help (`spectre -h`). The default for measurement units is in parentheses. For example, the (*m*) in this entry from the `mos8` parameter descriptions in the Spectre online help (`spectre -h`) tells you that the default measurement unit for channel width is meters.

`w (m) Channel width`

Effects of `scale` and `scalem` with Different Default Units

`scale` and `scalem` affect only parameters whose default measurement units are in meters. For example, `vmax` is affected because its units are *m/sec*, but `ucrit` is not affected because its units are *V/cm*. Similarly, `nsub` is not affected because its units are *1/cm³*. You can check the effects of `scale` and `scalem` by adding an `info` statement with `what=output` and look for the effective length (`leff`) or width (`weff`) of a device. For more information about the `info` statement, see [The info Statement](#) on page 300.

The following table shows you the effects of `scale` and `scalem` with different units:

scale or scalem	Units	Scaling action
<code>scale</code>	meters (m)	Multiplied by <code>scale</code>
<code>scalem</code>	meters (m)	Multiplied by <code>scalem</code>
<code>scale</code>	meters ^{<i>n</i>} (m ^{<i>n</i>}) (With <i>n</i> a real number)	Multiplied by <code>scaleⁿ</code>
<code>scalem</code>	meters ^{<i>n</i>} (m ^{<i>n</i>}) (With <i>n</i> a real number)	Multiplied by <code>scalemⁿ</code>
<code>scale</code>	1/ meters (1/m)	Divided by <code>scale</code>

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

scale or scalem	Units	Scaling action
scalem	1/ meters (1/m)	Divided by <code>scalem</code>
scale	1/meters ⁿ (1/m ⁿ) (With n a real number)	Divided by <code>scale</code> ⁿ
scalem	1/meters ⁿ (1/m ⁿ) (With n a real number)	Divided by <code>scale</code> ⁿ

Scaling Device Model Technology

The `scalefactor` parameter in the `options` statement enables device model providers to scale device technology independent of the design dimension scaling done by circuit designers. The resulting device instance scaling is defined by `scale * scalefactor`. If the foundry uses a technology scale factor of 0.9 (`scalefactor=0.9`), and the circuit designer uses a design scale factor of 1e-6 (`scale=1e-6`), then the compounded scaling of the device instance dimension is 0.9e-6. Unlike the `scale` parameter, the `scalefactor` parameter cannot be used as a netlist parameter and cannot be altered or used in sweep statements.

Note: The `scalefactor` parameter does not apply to BJT devices.

String Parameters

You can use quoted character strings as parameter values. String values you might use as Spectre parameter values include filenames and labels. When you use a string as a parameter, enclose the string in quotation marks. In the following example, the value for the parameter named `file` is the character string `Spara.data`.

```
model sp_data nport file="Spara.data"
```

Multi-Technology Simulation

The Spectre circuit simulator supports a multi-technology simulation (MTS) mode that enables the simulation of a system consisting of blocks designed with different processes. Under this mode, models and modelgroups referenced using `include` or `ahdl_include` statements in a subcircuit are locally scoped to that subcircuit only. In addition, process options parameters (`temp`, `tnom`, `scale`, and `scalem`), when specified in a subcircuit, are locally scoped to that subcircuit only.

MTS mode is enabled by default across all MMSIM simulators. To turn the MTS mode off, use the `-mts` command-line option.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Here is an example of a system consisting of blocks designed with different processes:

```
globaloptions options tnom=26 scale=1
subckt chip1 ( in out )
    ahdl_include "a.va"
    include "pmos_mode.scs"
    scopedoption1 options tnom=27 scale=0.1
    subckt inv ( in out )
        mp ( out in vdd vdd ) pmos w=1u l=3u
        mn ( out in 0 0 ) nmos w=1u l=3u
    ends inv
    subckt buffer ( in out )
        x1 ( in mid ) inv
        x2 ( mid out ) inv
    ends buffer
    xa ( in out ) buffer
    model nmos bsim3v3 type=n
ends chip1
subckt chip2 ( in out )
    ahdl_include "b.va"
    scopedoption2 options tnom=25 scale=0.2
    subckt inv ( in out )
        mp ( out in vdd vdd ) pmos w=1u l=3u
        mn ( out in 0 0 ) nmos w=1u l=3u
    ends inv
    subckt buffer ( in out )
        x1 ( in mid ) inv
        x2 ( mid out ) inv
    ends buffer
    xa ( in out ) buffer
    model pmos bsim3v3 type=p
    model nmos bsim3v3 type=n
ends chip2
```

In the log file, you will see the following user options:

Global user options:

```
tnom = 26
scale = 1
```

Scoped user options:

```
tnom = 27      subckt=chip1
scale = 0.1    subckt=chip1
tnom = 25      subckt=chip2
scale = 0.2    subckt=chip2
```

You may disable some of the instances and subcircuits by using the `skip` option with the scope specified for MTS. For example,

```
Opt1 options skip=cut inst=[x1 x2]
Opt1 options skip=cut subckt=[sub1 sub2]
```

The possible values for the `skip` option are `none`, `load`, and `cut`. The default value is `none`. When you set the `skip` option to `cut`, the simulator leaves the instance terminals or subcircuit ports disconnected, when MTS is enabled.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Note: Spectre/ Spectre APS does not support `skip=load`.

Modeling for Signal Integrity

The performance of an IC design is no longer limited to how many million transistors a vendor fits on a single chip. With tighter packaging space, and increasing clock frequencies, packaging issues and system-level performance issues (such as crosstalk and transmission lines) are becoming increasingly significant.

At the same time, with the popularity of multi-chip packages, and increased I/O counts, package design itself is becoming more like chip design.

This chapter describes the modeling capability the Spectre circuit simulator provides to assess signal integrity for your design, and describes

- [N-Port Modeling](#) on page 160
- [Transmission Line Modeling](#) on page 173
- [Input/Output Buffer Modeling Using IBIS](#) on page 180

N-Port Modeling

When you model N-ports, you must first create a file listing the S, Y, or Z-parameters. Then you complete the modeling by using this file as input for an `nport` statement. You can create the S, Y, or Z-parameter file listing in two different ways.

- You can run an `sp` analysis and create a listing of S-parameter estimates automatically.
- If you already know the S-parameter values, you can create an S-parameter listing manually with a text editor such as `vi`.

The S, Y, or Z-parameter data file describes the characteristics of a linear N-port over a list of frequencies. The format of the data file used by the Spectre simulator is flexible and self documenting. The Spectre simulator native format describes N-ports with an arbitrary number of ports, specifies the reference resistance of each port, mentions the frequency with no hidden scale factors, and allows the S-parameters to be given in several formats. The Spectre circuit simulator can also read the Touchstone and CITIfile format.

You can set the `matrixform` parameter to specify a state-space model in your netlist. A state space model is a set of state space equations in matrix form describing a linear system. Use the `porttypes` parameter to specify the port types and the `portquantities` parameter to specify whether the port is current or voltage. For more information on state-space model parameters, see `spectre -h nport`.

N-Port Example

This example demonstrates the use of the `nport` statement.

```
// Two port test circuit
global gnd
simulator lang=spectre
// Models
model sp_data nport file="Spara.data"
// Components
```

Port1	(i1	gnd)	port	num=1			
TL1	(i1	gnd	o1	gnd)	tline	z0=25	f=1M
Port2	(o1	gnd)	port	num=2			
Port3	(i2	gnd)	port	r=50	num=3		
X1	(o2	gnd	o2	gnd)	sp_data		
Port4	(o2	gnd)	port	r=50	num=4		


```
// Analyses
Op_Point dc
Sparams sp stop=0.3MHz lin=100 ports=[Port1 Port3]
```

Creating an S-Parameter File Automatically

To create an S-parameter file automatically, run an `sp` analysis that sweeps frequency and set the output `file` parameter to `file="filename"`. The parameter `filename` is the name you select for the S-parameter file. For more information about specifying an `sp` analyses, see [Chapter 7, “Analyses”](#) and the parameter listings for the `sp` analysis in the Spectre online help (`spectre -h sp`).

Creating an S, Y, or Z-Parameter File Manually

To create an S, Y, or Z-parameter file manually in a text editor, observe the following guidelines and rules:

- The Spectre simulator accepts the following formats for S, Y, or Z-parameters: `real-imag`, `mag-deg`, `mag-rad`, `db-deg`, and `db-rad`. The formats do not have to be the same for each parameter. For clarity, use a comma to separate the two parts of an S, Y, or Z-parameter.
- Begin each file with a semicolon. Semicolons indicate comment lines.
- Use spaces, commas, and newlines as delimiters.
- You can enter the parameters in any order.
- You can specify any number of frequency points. The frequency points do not have to be equally spaced, but the frequency index must be in ascending or descending order.
- You must place the frequency specification before the S-parameters, and you must separate the frequency specification from the S-parameters with a colon.
- There is no limit to the number of ports. If either port number is greater than nine, place a colon between the two port numbers when you specify the S, Y, or Z-parameter format (`S13:15`).

Note: The S, Y, or Z-parameters can be given in any order and in any supported format, but the order and format used must be consistent through out the file and must match the order and format specified in the format line.

Reading the S, Y or Z-Parameter File

After you create the S, Y, or Z-parameter file, you must place instructions in the netlist for the Spectre simulator to read it. You can give these instructions with an `nport model` statement or directly on the instance line. The following example shows how to enter an S-parameter file into a netlist. This `model` statement reads S-parameters from the file `Spara.data`.

```
model Sdata nport file="Spara.data" datafmt=spectre|touchstone|citi format
```

If the S-parameter file is not in the same directory as the Spectre simulator, you can use a path to the S-parameter file as a value for the `nport` statement `file` parameter, or you can specify a search path using the `-I` command line argument.

The Spectre circuit simulator reads the S, Y, or Z-parameter data file in the Spectre, CITIfile, or Touchstone format. If you do not specify the input file format, the Spectre circuit simulator detects it automatically by reading the first line in the input file as follows:

`;` as Spectre

`!` as Touchstone

`CITI` as CITIfile.

The Spectre circuit simulator supports

- two-port noise data and noise correlation matrix data in Spectre format
- two-port noise data in Touchstone format

Spectre Format

An S, Y, or Z-parameter file in the Spectre format must have a header. The header

- must have a comment beginning with a semicolon as the first line
- must define the reference resistance of ports and the S, Y, or Z-parameter formats
- can include any number of comment and blank lines.

When reading the file, the simulator ignores all the lines beginning with semicolons, spaces, commas, and newlines in the header. The simulator reads the numbers immediately after `=` on the lines after the `reference resistance` line as impedance data of the ports. The `format` section is treated as the format definition of S-parameter data entries.

You can enter the S, Y, or Z-parameters in any order, but the frequency must be first and is separated from the parameters with a colon. Each parameter can be expressed as

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

(real,imag), (mag,deg), (mag,rad), (db,deg), or (db,rad). You can use commas to separate the two parts of a parameter.

Any number of frequency points can be presented. They do not need to be equally spaced, but the frequency index must be monotonic, and the frequency data must be given explicitly, with no hidden scale factors. There is no limit to the number of ports. S-parameters use the syntax `S13:15` when either port number is greater than 9.

Adding Noise Parameters

An S-parameter file in Spectre format can contain external two-port noise data as well as noise correlation matrix data. The syntax for two-port noise data is:

```
noiseformat freq: Fmin (mag|db) Gamma(real,imag|mag,deg|db,deg) Rn
```

followed by two-port noise parameters.

The syntax for general n-port noise data is:

```
noiseformat freq: CY1:1 CY2:2 CY1:2 CY2:2
```

followed by the noise coefficient matrix.

Example

A Spectre S-parameter file for three ports looks as follows:

```
; S-parameter data file 'port2.data'.
; Generated by spectre from circuit file 'gendata' during analysis swp.
; 12:13:06 PM, Fri May 8, 1998
reference resistance
    port3=137      ; is port p3
    port2=137      ; is port p2
    port1=137      ; is port p1

format  freq:      s33(real,imag)  s23(real,imag)
                  s13(real,imag)  s32(real,imag)
                  s22(real,imag)  s12(real,imag)
                  s31(real,imag)  s21(real,imag)
                  s11(real,imag)

0.00000000e+00:    0.333333,        0          -0.666667,        0
                  0.666667,        0          -0.666667,        0
                  0.333333,        0           0.666667,        0
                  0.666667,        0           0.666667,        0
                  0.333333,        0
2.50000000e+07:    0.549736,-0.0181715  -0.446126, 0.0466097
                  0.450264, 0.0181715  -0.446126, 0.0466097
                  0.546593,-0.0556029   0.446126,-0.0466097
                  0.450264, 0.0181715  -0.446126, 0.0466097
                  0.549736,-0.0181715
5.00000000e+07:    0.546094,-0.0359074  -0.437504, 0.0922889
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
0.453906, 0.0359074      -0.437504, 0.0922889
0.533673, -0.10951       0.437504, 0.0922889
0.453906, 0.0359074      0.437504, 0.0922889
0.546094, -0.0359074
```

The following is an example of two-port noise data.

```
noiseformat freq: Fmin(mag)  Gamma(real,imag)      Rn
1.00000000e+09:   340.85      0.348552 .63566e-16  4.88929
2.00000000e+09:   340.85      0.348552 3.63566e-16  4.88929
3.00000000e+09:   340.85      0.348552 3.63566e-16  4.88929
4.00000000e+09:   340.85      0.348552 3.63566e-16  4.88929
5.00000000e+09:   340.85      0.348552 3.63566e-16  4.88929
```

The following is an example of a noise co-relation matrix:

```
noiseformat freq: CY1:1      CY2:1      CY1:2      CY2:2
1.00000000e+09:   0.344025 0.00632498 0.00632498 0.0259336
2.00000000e+09:   0.344025 0.00632498 0.00632498 0.0259336
3.00000000e+09:   0.344025 0.00632498 0.00632498 0.0259336
4.00000000e+09:   0.344025 0.00632498 0.00632498 0.0259336
5.00000000e+09:   0.344025 0.00632498 0.00632498 0.0259336
```

Touchstone Format

Spectre supports Touchstone 1 and Touchstone 2 (MMSIM11.1ISR12 onwards) file formats, which complies with the published standards. For the official Touchstone format documentation refer to http://www.eda.org/pub/ibis/touchstone_ver2.0/touchstone_ver2_0.pdf.

Note: Spectre does not support the H and G parameters in the Touchstone 2 file format.

CITIfile Format

CITIfile stands for Common Instrumentation Transfer and Interchange file format. A typical CITIfile package consists of a

- header containing keywords and setup information

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- data section containing one or more data arrays

A data array is numeric data arranged with one data element per line. A data array starts after the BEGIN keyword, and the END keyword follows the last data element in an array.

Example

The following example shows the basic structure of a CITIfile package.

```
CITIFILE A.01.00
NAME Momentum.SP
CONSTANT NBR_OF_PORTS 2
CONSTANT NORMALIZATION 1
VAR freq MAG 12
DATA S[1,1] RI
DATA S[1,2] RI
...
VAR_LIST_BEGIN
1000000000
2000000000
...
VAR_LIST_END
BEGIN
0.017216494,      0
0.040005801,      0.116494405
...
END
BEGIN
0.9827835,        0
0.944136351,      -0.176952631
...
END
```

In the above example, the VAR_LIST_BEGIN section contains the frequency data points. Each data array block (marked by BEGIN and END keywords) corresponds to an S-parameter and contains the value of that parameter for each frequency point. The first block corresponds to S[1,1], the second block corresponds to S[1,2] and so on.

You can use the SEG_LIST keyword to specify a frequency range. For example,

```
SEG_LIST_BEGIN
SEG 1000000000 4000000000 10
SEG_LIST_END
```

specifies that the frequency range is from 1000000000 to 4000000000 with intervals of 10.

Improving the Modeling Capability of the N-Port

You can set the value of the parameter `dcextrap` to `unwrap` or `constant` depending on your data file.

If your data file is not sampled adequately at low frequency (the lowest frequency point does not represent DC reasonably well) or if the data file has a long delay, you can set `dcextrap` to `unwrap`. When a dc point is not provided in the data file, the magnitude is determined based on the regression of some low-frequency data. The phase is determined by extracting the delay and setting the phase to the real axis. If the dc point is provided, the magnitude is interpolated while the phase is determined as mentioned above.

The default value is `constant`. In this case, if a dc point is provided in the data file, interpolation is performed for both the magnitude and phase. If a dc point is not provided in the data file, the low-frequency magnitude is held constant to the lowest data provided. The low-frequency phase is determined using a simple algorithm which sets it to closest point on the real axis from the lowest-frequency data point.

S-Parameter File Format Translator

The S-parameter data file format translator (`sptr`) is a separate program from the Spectre simulator. Since the Spectre circuit simulator now reads the Touchstone and CITIfile formats directly, you need to use the translator only if you have it built into your design flow.

Note: The translator does not support the MHARM, HPMNS, or Linear Neutral Model (LNM) formats any more.

Command Arguments

The following is a synopsis of the command line and arguments used to run the translator.

```
sptr [-i inputFormat] [-o outputFormat] [-f FreqScale] [-V | -version]
[-format paramFormat] [inputFile] [outputFile]
```

Option	Description
<code>-i <i>inputFormat</i></code>	Input file format. Valid values: <code>spectre</code> , <code>touchstone</code> , <code>citifile</code> Default value: <code>spectre</code>

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide


Option	Description
<code>-o outputFormat</code>	Output file format. Valid values: <code>spectre</code> and <code>touchstone</code> Default value: <code>spectre</code>
<code>-f FreqScale</code>	If frequency scale is not explicitly given in the input file, then, $\text{TrueFreq} = \text{GivenFreq} * \text{freqscale}$ Default value: <code>1.0</code> for Spectre and CITIfile formats. <code>1.0e09</code> for touchstone format.
<code>-V</code> <code>-version</code>	Prints the version information.
<code>-format</code> <code>paramFormat</code>	Parameter data format of the output file. Valid values: <code>RI</code> , <code>MA</code> , and <code>DB</code> Default value: <code>RI</code>
<code>inputFile</code>	Input file name.
<code>outputtFile</code>	Output file name.

Standard Scattering Parameter Modeling and Mixed-Mode Scattering Parameter Modeling

Standard S-parameters and mixed-mode S-parameters are defined in the following sections.

Standard S-parameters

A two-port network N can be characterized by standard S-parameters S_{11} , S_{12} , S_{21} , and S_{22} as shown below:



$$b_1 = S_{11}a_1 + S_{12}a_2$$

$$b_2 = S_{21}a_1 + S_{22}a_2$$

or

$$\begin{bmatrix} b_1 \\ b_2 \end{bmatrix} = \begin{bmatrix} S_{11} & S_{12} \\ S_{21} & S_{22} \end{bmatrix} \begin{bmatrix} a_1 \\ a_2 \end{bmatrix}$$

where the incident waves a_1 , a_2 , and the reflected waves b_1 , b_2 are:


$$a_1 = \frac{V_1 + Z_{01}I_1}{2\sqrt{\text{Re}Z_{01}}} \quad a_2 = \frac{V_2 + Z_{02}I_2}{2\sqrt{\text{Re}Z_{02}}}$$

$$b_1 = \frac{V_1 - Z_{01}^*I_1}{2\sqrt{\text{Re}Z_{01}}} \quad b_2 = \frac{V_2 - Z_{02}^*I_2}{2\sqrt{\text{Re}Z_{02}}}$$

The values of S_{11} , S_{21} , S_{22} , and S_{12} can be obtained by the `sp` analysis.

Mixed-Mode S-Parameters

A 4-port network can be characterized by mixed-mode S-parameters.



where

$$a_{d1} = \frac{1}{2\sqrt{\operatorname{Re}(Z_{d1})}}(v_{d1} + i_{d1}Z_{d1})$$

$$b_{d1} = \frac{1}{2\sqrt{\operatorname{Re}(Z_{d1})}}(v_{d1} - i_{d1}Z_{d1}^*)$$

are differential incident wave and differential reflected wave between port pair (p1,p2), and

$Z_{d1} = Z_{01} + Z_{01} = 2Z_{01}$ is the differential impedance

$v_{d1} = v_1 - v_2$ is the differential voltage,

$i_{d1} = \frac{1}{2}(i_1 - i_2)$ is the differential current,

$v_1 = v_{n1} - v_{n1c}$ is the port 1 voltage, and

$v_2 = v_{n2} - v_{n1c}$ is the port 2 voltage.

Also,

$$a_{c1} = \frac{1}{2\sqrt{\operatorname{Re}(Z_{c1})}}(v_{c1} + i_{c1}Z_{c1})$$

and
$$b_{c1} = \frac{1}{2\sqrt{\operatorname{Re}(Z_{c1})}}(v_{c1} - i_{c1}Z_{c1}^*)$$

are common-mode incident wave and reflected wave between port pair (p1, p2), and

$Z_{c1} = (Z_{01}Z_{01})/(Z_{01} + Z_{01}) = 0.5Z_{01}$ is the common-mode impedance,

$v_{c1} = (v_1 + v_2)/2$ is the common-mode voltage,

$i_{c1} = i_1 + i_2$ is the common-mode current

with similar definitions of $a_{d2}, b_{d2}, a_{c2}, b_{c2}$ for port pair (p3,p4).

The mixed-mode S-parameters $s_{dd11}, s_{dd12}, \dots, s_{cc21}, s_{cc22}$ are defined as

$$\begin{bmatrix} b_{d1} \\ b_{d2} \\ b_{c1} \\ b_{c2} \end{bmatrix} = \begin{bmatrix} s_{dd11} & s_{dd12} & s_{dc11} & s_{dc12} \\ s_{dd21} & s_{dd22} & s_{dc21} & s_{dc22} \\ s_{cd11} & s_{cd12} & s_{cc11} & s_{cc12} \\ s_{cd21} & s_{cd22} & s_{cc21} & s_{cc22} \end{bmatrix} \begin{bmatrix} a_{d1} \\ a_{d2} \\ a_{c1} \\ a_{c2} \end{bmatrix} = S_{mm} \begin{bmatrix} a_{d1} \\ a_{d2} \\ a_{c1} \\ a_{c2} \end{bmatrix} = \begin{bmatrix} S_{dd} & S_{dc} \\ S_{cd} & S_{cc} \end{bmatrix} \begin{bmatrix} a_{d1} \\ a_{d2} \\ a_{c1} \\ a_{c2} \end{bmatrix}$$

The values of the mixed-mode s-parameters $s_{dd11}, s_{dd12}, \dots, s_{cc21}, s_{cc22}$ can be obtained by `sp` analysis directly if `mode=mm` is used in the `sp` analysis. The mixed-mode s-parameters are also denoted here by sub-matrices S_{dd}, S_{dc}, S_{cd} , and S_{cc} : S_{dd} as the differential-mode s-parameters, S_{dc} the common-to-differential mode s-parameters, S_{cd} the differential-to-common mode s-parameters, and S_{cc} the common-mode s-parameters.

Conversion of Standard S-Parameters to Mixed Mode S-Parameters

Since the port-pairs (p1,p2) and (p3,p4) have the same impedance $Z_1 = Z_2 = Z_{01}, Z_3 = Z_4 = Z_{02}$, the mixed-mode waves become

$$a_{d1} = \frac{1}{\sqrt{2}}(a_1 - a_2), a_{c1} = \frac{1}{\sqrt{2}}(a_1 + a_2) \quad b_{d1} = \frac{1}{\sqrt{2}}(b_1 - b_2), b_{c1} = \frac{1}{\sqrt{2}}(b_1 + b_2)$$

$$a_{d2} = \frac{1}{\sqrt{2}}(a_3 - a_4), a_{c2} = \frac{1}{\sqrt{2}}(a_3 + a_4) \quad b_{d2} = \frac{1}{\sqrt{2}}(b_3 - b_4), b_{c2} = \frac{1}{\sqrt{2}}(b_3 + b_4)$$

or

$$\begin{bmatrix} a_{d1} \\ a_{d2} \\ a_{c1} \\ a_{c2} \end{bmatrix} = \frac{1}{\sqrt{2}} \begin{bmatrix} 1 & -1 & 0 & 0 \\ 0 & 0 & 1 & -1 \\ 1 & 1 & 0 & 0 \\ 0 & 0 & 1 & 1 \end{bmatrix} \begin{bmatrix} a_1 \\ a_2 \\ a_3 \\ a_4 \end{bmatrix} = M \begin{bmatrix} a_1 \\ a_2 \\ a_3 \\ a_4 \end{bmatrix} \quad \begin{bmatrix} b_{d1} \\ b_{d2} \\ b_{c1} \\ b_{c2} \end{bmatrix} = \frac{1}{\sqrt{2}} \begin{bmatrix} 1 & -1 & 0 & 0 \\ 0 & 0 & 1 & -1 \\ 1 & 1 & 0 & 0 \\ 0 & 0 & 1 & 1 \end{bmatrix} \begin{bmatrix} b_1 \\ b_2 \\ b_3 \\ b_4 \end{bmatrix} = M \begin{bmatrix} b_1 \\ b_2 \\ b_3 \\ b_4 \end{bmatrix}$$

The conversion formula is

$$S_{mm} = MS_{std}M^{-1}$$

It can be shown there is a linear relationship between the standard s-parameters S11, S12, ..., S44 (i.e. Sstd) to the mixed-mode s-parameters Sdd11, Sdd12, ..., Scc22 (i.e. Smm).

$$s_{dd11} = \frac{1}{2}(s_{11} - s_{12}) - \frac{1}{2}(s_{21} - s_{22}), s_{dd12} = \frac{1}{2}(s_{13} - s_{14}) - \frac{1}{2}(s_{23} - s_{24})$$

$$s_{dd21} = \frac{1}{2}(s_{31} - s_{32}) - \frac{1}{2}(s_{41} - s_{42}), s_{dd22} = \frac{1}{2}(s_{33} - s_{34}) - \frac{1}{2}(s_{43} - s_{44})$$

$$s_{dc11} = \frac{1}{2}(s_{11} + s_{12}) - \frac{1}{2}(s_{21} + s_{22}), s_{dc12} = \frac{1}{2}(s_{13} + s_{14}) - \frac{1}{2}(s_{23} + s_{24})$$

$$s_{dc21} = \frac{1}{2}(s_{31} + s_{32}) - \frac{1}{2}(s_{41} + s_{42}), s_{dc22} = \frac{1}{2}(s_{33} + s_{34}) - \frac{1}{2}(s_{43} + s_{44})$$

$$s_{cd11} = \frac{1}{2}(s_{11} - s_{12}) + \frac{1}{2}(s_{21} - s_{22}), s_{cd12} = \frac{1}{2}(s_{13} - s_{14}) + \frac{1}{2}(s_{23} - s_{24})$$

$$s_{cd21} = \frac{1}{2}(s_{31} - s_{32}) + \frac{1}{2}(s_{41} - s_{42}), s_{cd22} = \frac{1}{2}(s_{33} - s_{34}) + \frac{1}{2}(s_{43} - s_{44})$$

$$s_{cc11} = \frac{1}{2}(s_{11} + s_{12}) + \frac{1}{2}(s_{21} + s_{22}), s_{cc12} = \frac{1}{2}(s_{13} + s_{14}) + \frac{1}{2}(s_{23} + s_{24})$$

$$s_{cc21} = \frac{1}{2}(s_{31} + s_{32}) + \frac{1}{2}(s_{41} + s_{42}), s_{cc22} = \frac{1}{2}(s_{33} + s_{34}) + \frac{1}{2}(s_{43} + s_{44})$$

Combined Standard S-Parameters with Mixed-Mode S-Parameters

It is possible for a corner case that wave vectors be represented by mixing differential, common-mode, and regular waves. Then there are terms of

$$S_{ds}, S_{cs}, S_{sd}, S_{sc}$$

that relates mixed-mode to single-end conversions. For example, if there is an additional 5th port, and the `sp` analysis has `mode=m12m34s5`, then the wave vectors become

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

$$a_{mixed} = \begin{bmatrix} a_{d1} & a_{d2} & a_{c1} & a_{c2} & a_{s5} \end{bmatrix}^T \text{ and}$$

$$b_{mixed} = \begin{bmatrix} b_{d1} & b_{d2} & b_{c1} & b_{c2} & b_{s5} \end{bmatrix}^T$$

The mixed-mode s-parameters are related to standard s-parameters as

$$S_{mms} = \begin{bmatrix} S_{mm} & \begin{bmatrix} S_{ds} \\ S_{cs} \end{bmatrix} \\ \begin{bmatrix} S_{sd} & S_{sc} \end{bmatrix} & S_{ss} \end{bmatrix} = \begin{bmatrix} S_{mm} & \begin{bmatrix} \frac{1}{\sqrt{2}}(s_{15} - s_{25}) \\ \frac{1}{\sqrt{2}}(s_{35} - s_{45}) \\ \frac{1}{\sqrt{2}}(s_{15} + s_{25}) \\ \frac{1}{\sqrt{2}}(s_{35} + s_{45}) \end{bmatrix} \\ \begin{bmatrix} s_{51} - s_{52} & s_{53} - s_{54} \\ s_{51} + s_{52} & s_{53} + s_{54} \end{bmatrix} & s_{55} \end{bmatrix}$$

Examples

Spectre Mixed-Mode S-Parameter Format Examples

```
; S-parameter data file test.sparam.
; Tue Nov 8 11:38:04 2005
; Number of ports is 4
; mode = mm

reference resistance
    port4 = 50.000000
    port3 = 50.000000
    port2 = 50.000000
    port1 = 50.000000

format freq: sdd1:1(real,imag)      sdd1:2(real,imag)
    sdc1:1(real,imag)      sdc1:2(real,imag)
    sdd2:1(real,imag)      sdd2:2(real,imag)
    sdc2:1(real,imag)      sdc2:2(real,imag)
    scd1:1(real,imag)      scd1:2(real,imag)
    scc1:1(real,imag)      scc1:2(real,imag)
    scd2:1(real,imag)      scd2:2(real,imag)
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
          scc2:1(real,imag)      scc2:2(real,imag)
5.00000000e+08:      -0.985696,      1.20713e-16      0.00520889,
0
...
```

Touchstone Mixed-Mode S-Parameter Format Example

```
! Libra (TM) Ver. 3.500.103.3
! Tue Nov  8 11:39:42 2005
! Number of ports is 4
! mode = mm
# Hz      S      RI      R      50.000000
! S11 = SDD11 S12 = SDD12 S13 = SDC11 S14 = SDC12
! S21 = SDD21 S22 = SDD22 S23 = SDC21 S24 = SDC22
! S31 = SCD11 S32 = SCD12 S33 = SCC11 S34 = SCC12
! S41 = SCD21 S42 = SCD22 S43 = SCC21 S44 = SCC22
! SCATTERING PARAMETERS :
5.00000000e+08      -0.985696      1.20713e-16      0.00520889      0      ...
```

Transmission Line Modeling

Multi-conductor transmission line models (MTLINE) are widely used in Cadence® Virtuoso® multi-mode simulations. MTLINE is based on Quasi-TEM approximation and the telegrapher's equation, according to which

- An MTLINE can be uniquely characterized by RLGC matrices.
- Once the RLGC matrices have been determined, the behavior of the MTLINE can be predicted in any external environment.

MTLINE can be used to assess the signal integrity of a design in a wide range of interconnect modeling applications.

An MTLINE can have as many conductors as described in the input, with a minimum of two conductors where one conductor is used as a reference to define terminal voltages. The reference conductor can be ground. The order of conductors is the same as the order of the data in the input. It is assumed that all the conductors are of the same length and uniform along the length.

MTLINE accepts the following inputs (described below):

- Per-unit-length constant RLGC matrices
- Per-unit-length frequency dependent RLGC data

- 2-D field solver geometry and material information
- S-parameter data
- Single-conductor TLINE parameters

You can specify all MTLNE parameters (other than the conductor length) through an instance line or model line. When a parameter is specified both on the instance and model line, the value on the instance line takes precedence.

Constant RLGC Matrices

For narrow band applications, you can assume that transmission line characteristics are constant over the frequency you are interested in. The input to MTLNE is per-unit-length resistance (R), inductance (L), conductance (G), and capacitance (C) matrices, and is usually generated by a field solver. MTLNE accepts both full matrix descriptions, and lower-half matrix descriptions because these matrices are generally symmetric.

The following example describes the resistance matrix of a four conductor line system:

$$R = \begin{bmatrix} 50 & 10 & 1 \\ 10 & 50 & 10 \\ 1 & 10 & 50 \end{bmatrix} \quad \text{Ohm/meter}$$

The following model descriptions are equivalent:

```
model line mtline
+ r=[50 10 1
+   10 50 10
+   1 10 50]
+...
```

```
model line mtline
+ r=[50
+   10 50
+   1 10 50]
+...
```

In the past, the only information available to describe a transmission line system was constant RLGC matrices based on narrow band assumption. Some approximation is now used to make the model better cover frequency dependent effects such as skin effect and dielectric loss effect in wide band applications.

The following equation can be used to model skin effect with constant RLGC matrices:

$$R(f) = r + \sqrt{f} \times (1 + j) \times r_{skin}$$

The following equation can be used to model dielectric loss effect with constant RLGC matrices

$$G(f) = g + f \times g_{dloss}$$

where f stands for frequency.

Frequency-Dependent RLGC Data

Frequency dependent RLGC data is described in a data file through the parameter `file`. The frequency axis can be scaled with the `scale` parameter. The frequencies in the data file are then multiplied by `scale` before the simulator uses them. The default scale factor is unity.

The data file has a format section and a data section. Both full matrix and lower half matrix descriptions are accepted. Lines starting with `;` are interpreted as comment lines.

An example data file is shown below:

```
; Comments: rl.dat
FORMAT FREQ:  R1:1 R2:1 R2:2
               L1:1 L2:1 L2:2
0.001e+9:      4.444 0.000383 4.444
               4.565 0.3545  4.565
0.010e+9:      4.447 0.003834 4.447
               4.565 0.3545  4.565
0.100e+9       4.476 0.03834  4.476
               4.565 0.3545  4.565
1.000e+9       4.762 0.3834   4.762
               3.103 0.2357   3.103
10.00e+9       13.96 1.082    13.96
               2.718 0.2058   2.718
100.0e+9       56.88 3.294    56.88
               2.531 0.1866   2.531
; end of file rl.dat
```

You can mix constant RLGC parameters with frequency-dependent RLGC data. When a particular parameter (R, L, G, or C) is provided in both constant matrices and frequency-dependent data file, the value in the constant matrix is given priority. If only one frequency point is provided in the `file` parameter, it is assumed that the RLGC data is constant over the frequency of interest.

For best results, you should provide enough data points to cover low-frequency characteristics as well as the changing nature in the high-frequency range. A rule of thumb is that the lowest frequency point should be down to 1kHz, and there should be at least 5 points per decade, particularly in the high-frequency range where RLGC data tends to change rapidly.

2-D Field Solver Geometry and Material Information

MTLINE supports a built-in 2-D field solver which has the same modeling engine as the standalone Line Model Generator (LMG) utility. The output of the 2-D field solver is RLGC data, which can be stored for re-use through the `file` parameter. This makes the actual RLGC model generation a one-time cost, given the field solver input remains unchanged.

Line Configuration

MTLINE supports four interconnect line configurations: microstrip line, strip line, coplanar waveguide, and substrate lossy line. You can specify the line configuration through the `linetype` parameter. The default is substrate lossy line.

Model Type

You can specify the model type through the `modeltype` parameter. For each line configuration, you can choose between three model types:

- For the narrow band model, the RLGC data is calculated at frequency f_{\max} and assumed to be constant over the frequency of interest.
- In the wideband model, true frequency dependent RLGC data is calculated over the frequency of interest. This is the default value.
- In the lossless model, the internal inductance of the conductor is disregarded by setting the frequency value high: 50 GHz for cases without substrate loss and 15 GHz for cases with substrate loss. The value of f_{\max} is ignored.

For most applications, you should choose the wideband model as it provides the best model accuracy.

Ground Plane

You can specify the ground planes through the `numgnd` parameter.

For microstrip line, the number of ground planes is 1 placed at the bottom of the 2-D interconnect cross section.

For strip line, the number of ground planes is 2 placed at both the bottom and top of the 2-D interconnect cross section.

For coplanar waveguide and substrate lossy line, the number of ground planes can be 1 or 2, placed at the bottom and top of the 2-D interconnect cross section. For coplanar waveguide, you can also specify 0 ground planes because two ground strips are added automatically to the cross section. You can specify the width, height, thickness, and spacing of these ground strips like you specify the signal line. For more information on signal lines, see [“Signal Line”](#) on page 177.

You can specify the thickness of the ground plane(s) with the `gndthickness` parameter and the ground plane conductivity with the `gndsigma` parameter.

Dielectric Layer

You can specify the dielectric layer through the `numlayer` parameter. Dielectric layers are stacked above the lower ground plane (when `numgnd=1`), or between the ground planes (when `numgnd=2`). There can be more than one dielectric layer.

You can specify the thickness of the dielectric layer through the `layerthickness` parameter, and the relative dielectric constant of the dielectric layer through the `er` parameter. Both `layerthickness` and `er` are of vector type to handle different layer geometries and layer properties.

When the number of elements in the vector is less than the number of layers, the value of the last element in the vector is applied to all of the remaining layers.

If a dielectric layer is lossy, either the `loss tangent` parameter ($\tan = \sigma / (w \cdot \epsilon_0)$) or the `loss sigma` parameter ($\sigma = \tan \cdot w \cdot \epsilon_0$) can be used. This is decided through the `dlosstype` parameter and the actual loss value(s) is provided through the `dloss` vector parameter.

Signal Line

You can specify signal line conductivity through the `linesigma` parameter. There can be more than one signal line. The geometry of the signal line(s) is decided through the `linewidth`, `linethickness`, `lineheight`, and `linespace` parameters. The parameter `lineheight` is the distance between the signal line and ground plane at the bottom of the 2-D interconnect cross section. The parameter `linespace` is the distance between the signal lines – it can be negative in order to describe overlapping signal lines.

Intermediate RLGC File


The 2-D field solver output can be stored in the `file` parameter to be used in subsequent simulations. This makes RLGC model generation a one-time effort.

If the `file` parameter is given, MTLINE first checks for the file:

- if the `file` exists, MTLINE checks if the RLGC data stored in the `file` matches the MTLINE 2-D field solver input. If it matches, the data is re-used. If it does not match, a new set of RLGC data is generated and the `file` is over-written.
- If the `file` does not exist, an RLGC model is generated by the field solver and the output is stored in `file`.

If the `file` parameter is not given, RLGC data is stored in the file `%C.rlgc` after the simulation.

The following diagram displays a cross-section of the 2-D solver:



The following shows an example model card:

```
Mxyz in1 out1 in2 out2 in3 out3 in4 out4
+ gnd gnd my_model len=100mm

model my_model mtlne
+ file="sim_results.dat" fmax=10e9
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
+  linetype = sublossline
+    modeltype = wideband
+    numgnd = 2
+    numlayer = 3

+  er = [12.9  4.5  1]
+    layerthickness = [200e-6  300e-6  300e-6]
+    dlosstype = tangent
+    dloss = [0.0016  0.008  0]

+  linewidth = [100e-6  100e-6  100e-6  300e-6]
+    linethickness = [20e-6]
+    lineheight = [200e-6  200e-6  200e-6  500e-6]
+    linespace=[100e-6  100e-6  -400e-6 ]
+    linesigma = 5.76e7

+  gndthickness = [20e-6  20e-6]
+    gndsigma = 5.76e7
```

S-Parameter Data

MTLINE also accepts an S-parameter data file to describe a transmission line system. Even though both MTLIN and NPORT accept S-parameter data, simulation accuracy can be different. A transmission line system with long delay often requires certain numerical manipulation to achieve better simulation accuracy, which you can achieve only by using MTLIN.

You can specify an S-parameter data file describing a transmission line system using the `file` parameter. MTLIN converts the frequency dependent S-parameter to frequency dependent RLGC data and stores the results in the file `%C.rlgc` for reuse in subsequent simulations.

If the `file` parameter corresponds to S-parameter data, MTLIN first checks the existence of the file `%C.rlgc` to determine if the S-to-RLGC extraction has been performed in a previous simulation.

The S-parameter data file formats supported are Touchstone, Spectre and Citi.

The physical length of the line must also be specified using the `len` parameter.

The ordering of the S-parameter input file should be in the format of input ports followed by the output ports of the transmission line system, or *Pin1, Pin2, Pin3, ..., Pout1, Pout2, Pout3, ...*.

TLINE Parameters

MTLINE has a more accurate and robust modeling algorithm than TLINE. However, to ease customer migration, MTLINE supports the old single-conductor TLINE parameters.

Due to a name conflict, the TLINE parameter `r` has been renamed as `seriesr` in MTLINE, and the TLINE parameter `g` has been renamed as `shuntg` in MTLINE.

In addition, the terminal maps between TLINE and MTLINE are different. The following TLINE syntax

```
Name ( t1 b1 t2 b2 ) tline <parameter=value> ...
```

should be mapped to the following MTLINE syntax

```
Name ( t1 t2 b1 b2 ) mtline <parameter=value> ...
```

For a detailed explanation of TLINE parameters, see `spectre -h tline`.

Input/Output Buffer Modeling Using IBIS

You can use IBIS to model integrated circuit drivers, receivers, and packaging, as well as whole circuit boards, containing multiple IBIS components. Parameters of IBIS model can be either obtained by transistor-level circuit simulation, or directly measured by the actual integrated circuit. Modeling with IBIS:

- is faster than the corresponding transistor level simulation since it is based on behavioral data, and ignores detailed circuit topology.
- does not reveal any sensitive information about the design technology or underlying fabrication process so the vendor's intellectual property is protected.

The IBIS buffer primitive is used to model IBIS drivers and receivers of various types. The rest of the IBIS file content, including series models, package parasitics, external package and board descriptions is modeled by subcircuits, which include resistors, inductors, capacitors, controlled sources, and transmission lines. Differential buffers are modeled by a pair of IBIS buffer primitives. Multi-stage buffers and other advanced buffer types are modeled by multiple IBIS buffer primitives, one for each buffer stage, added model, or submodel.

The IBIS buffer primitive can be used with or without a model card. Using a model card enables model sharing, which is an important feature in IBIS since a lot of pins share the same model characteristics. Using IBIS buffer primitive without a model card allows you to avoid translation of IBIS file into Spectre format, since all the required model information is obtained directly from the specified model section of the IBIS file.

IBIS Translator Model

The IBIS2SUBCKT utility translates IBIS data files into a Spectre netlist format. Input files must comply with IBIS standard, and have the extension `.ibs`, `.pkg`, or `.ebd`. The output file contains subcircuit definitions for all components described in the input files, as well as all necessary model cards.

Syntax

```
ibis2subckt -in IBIS files -out subckt file -corner {typ|min|max} -swsel int  
            -mdsel int
```

where

<code>-in</code>	Specifies the list of input files.
<code>-out</code>	Specifies the name of the output file.
<code>-corner</code>	Specifies the IBIS model corner for which the model is created. Default value: <code>typ</code>
<code>-swsel</code>	Defines the position of series switches. Default value: 1
<code>-mdsel</code>	Specifies the actual models from the IBIS model selector lists. Default value: 1

Example of an IBIS Component Subcircuit

In Figure 1, component pin terminals are shown on the left hand side of the subcircuit symbol. They are connected to the die pad terminals of the buffers through the package circuits. In this case, the simplest package model is shown consisting of lumped R, L, and C elements. IBIS specification allows for more advanced package models, with multiple stubs of lumped or distributed RLC, or coupling RLC matrices, similar to Spectre `mtline` primitive. Signal terminals of the buffers are connected to the signal terminals of the component subcircuit, shown on the right hand side. These terminals represent digital signals internal to the component. The number of signals depend on the buffer type. Output buffer has only one signal called `out`. Depending on the state of this signal (0, or 1V) the buffer drives its die pad terminal to low or high voltage. Input buffer has an `in` signal. The state of this signal changes when the die pad voltage crosses the threshold. The I/O buffer contains both driver and receiver, and therefore has three signal terminals: `in` signal is the output of the receiver; `out` is input for the driver; `enable` can be used to disable the driver by turning it into high impedance state. The terminator buffer has no signals and serves as an RC load for corresponding pin. IBIS standard also allows series or `series_switch` connectors between die pads. They are modeled by a subcircuit containing RLC or VCCS elements.

Figure 6-1 IBIS Component Circuit





Figure 2 shows an example of an IBIS board subcircuit. Board pins are connected to the component pins through the pin path circuits. Each pin paths consist of a number of stubs connected in series or through the forks. A stub is either transmission line or lumped RLC. Components, which are instantiated on the board, are listed in the reference designation map section of the IBIS board file. Signal terminals of the board subcircuit are directly connected to the component signals.

Figure 6-2 IBIS Board Subcircuit



Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Analyses

This chapter discusses the following topics:

- [Types of Analyses](#) on page 186
- [Analysis Parameters](#) on page 188
- [Probes in Analyses](#) on page 190
- [Multiple Analyses](#) on page 191
- [Multiple Analyses in a Subcircuit](#) on page 193
- [DC Analysis](#) on page 194
- [AC Analysis](#) on page 197
- [Transient Analysis](#) on page 198
- [Pole Zero Analysis](#) on page 212
- [Other Analyses \(sens, fourier, dcmatch, and stb\)](#) on page 214
- [Advanced Analyses \(sweep and montecarlo\)](#) on page 233
- [Spectre Reliability Analysis](#) on page 254

Types of Analyses

This section gives a brief description of the Virtuoso® Spectre® circuit simulator analyses you can specify. Spectre analyses frequently let you sweep parameters, estimate or specify the DC solution, specify options that promote convergence, and select annotation options. You can specify sequences of analyses, any number in any order. For a more detailed description of each analysis and its parameters, consult the Spectre online help (`spectre -h`).

- DC analysis (`dc`)—Finds the DC operating point or DC transfer curves of the circuit.
- AC/small signal analyses
 - AC analysis (`ac`)—Linearizes the circuit about the DC operating point and computes the steady-state response of the circuit to a given small-signal sinusoidal stimulus. This analysis is useful for obtaining small-signal transfer functions.
 - Noise analysis (`noise`)—Linearizes the circuit about the DC operating point and computes the total-noise spectral density at the output. The output can be either a voltage or a current. If you specify an input probe, the Spectre simulator computes the transfer function and the equivalent input-referred noise for a noise-free network.
 - Transfer function analysis (`xf`)—Linearizes the circuit about the DC operating point and performs a small-signal analysis. It calculates the transfer function from every source in the circuit to a specified output. The output can be either a voltage or a current.
 - S-parameter analysis (`sp`)—Linearizes the circuit about the DC operating point and computes S-parameters of the circuit taken as an N-port. You define the ports of the circuit with `port` statements. You must place at least one `port` statement in the circuit. The Spectre simulator turns on each port sequentially and performs a linear small-signal analysis. The Spectre simulator converts the response of the circuit at each port into S-parameters.
- Transient analyses
 - Transient analysis (`tran`)—Computes the transient response of the circuit over a specified time interval. You can specify initial conditions for this analysis. If you do not specify initial conditions, the analysis starts from the DC steady-state solution. You can influence the speed of the simulation by setting parameters that control accuracy requirements and the number of data points saved. For more information about the transient analysis, see.
 - Time-domain reflectometer analysis (`tdr`)—Linearizes the circuit about the DC operating point and computes the reflection and transmission coefficients versus time. This is the time-domain equivalent of the S-parameter analysis.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- Pole Zero analysis (`pz`)— Linearizes the circuit about the DC operating point and computes the poles and zeros of the linearized network.
- RF analyses
 - Envelope Analysis (`envlp`) — Computes the envelope response of a circuit. The simulator automatically determines the clock period by looking through all the sources with the specified name. Envelope-following analysis is most efficient for circuits where the modulation bandwidth is orders of magnitude lower than the clock frequency. This is typically the case, for example, in circuits where the clock is the only fast varying signal and other input signals have a spectrum whose frequency range is orders of magnitude lower than the clock frequency. For another example, the down conversion of two closely placed frequencies can also generate a slow-varying modulation envelope. The analysis generates two types of output files, a voltage versus time (`td`) file, and an amplitude/phase versus time (`fd`) file for each of specified harmonic of the clock fundamental.
 - Harmonic Balance Steady State Analysis (HB) — Uses harmonic balance (in the frequency domain) to compute the response of circuits that have either one fundamental frequency (periodic steady-state, PSS) or that have multiple fundamental frequencies (Quasi-Periodic Steady State, QPSS). The simulation time required for an HB analysis is independent of the time-constants of the circuit. This analysis also determines the circuit's periodic or quasi-periodic operating point, which can then be used during a periodic or quasi-periodic time-varying small-signal analysis, such as HBAC or HBnoise.
 - Periodic Analyses — Spectre RF adds periodic large (PSS) and small-signal analyses (PAC, PSP, PXF, Pnoise, and Pstb) to Spectre simulation.
 - Quasi-Periodic Analyses — Spectre RF adds quasi-periodic large (QPSS) and small-signal analyses (QPAC, QPSP, QPXF, and QPnoise) to Spectre L simulation. For more information about the quasi-periodic analyses.
- Other analyses
 - Sensitivity analysis (`sens`)—Determines the sensitivity of output variables to input design parameters. The results are expressed as a ratio of the change in an output analysis variable to the change in an input design parameter. The output for the `sens` command is sent to the rawfile or to an ASCII file. For more information about sensitivity analysis, see [“Sensitivity Analysis on page 214”](#).
 - Fourier analysis (`fourier`)—Measures the Fourier coefficients of two different signals at a specified fundamental frequency without loading the circuit. The algorithm used is based on the Fourier integral rather than the discrete Fourier transform and therefore is not subject to aliasing. Even on broad-band signals, it computes a small number of Fourier coefficients accurately and efficiently.

Therefore, this Fourier analysis is suitable on clocked sinusoids generated by sigma-delta converters, pulse-width modulators, digital-to-analog converters, sample-and-holds, and switched-capacitor filters as well as on the traditional low-distortion sinusoids produced by amplifiers or filters.

- ❑ DC Match Analysis (`dcmatch`)—Computes the statistical deviation in the DC operating point of the circuit caused by device mismatch. For more information about the `dcmatch` analysis, see [DC Match Analysis](#) on page 220
- ❑ Stability Analysis (`stb`)—Linearizes the circuit about the DC operating point and computes loop gain, gain margin, and phase margin for a specific feedback loop or an active device. The stability of the circuit can be determined from the loop gain waveform. The `probe` parameter must be specified to perform stability analysis.

■ Advanced analyses

- ❑ Sweep analysis (`sweep`)—Sweeps a parameter executing a list of analyses (or multiple analyses) for each value of the parameter. The sweeps can be linear or logarithmic. Swept parameters return to their original values after the analysis. Sweep statements can be nested. For more information about the sweep analysis, see [Sweep Analysis](#) on page 233.
 - ❑ Monte Carlo analysis (`montecarlo`)—Varies netlist parameters according to specified distributions and correlations, runs nested child analyses, and extracts specified circuit-performance measurements. You can apply both process and device-to-device mismatch variations and tag device instances as correlated or “matched pairs.” Use the Cadence analog circuit design environment Calculator expressions to measure the circuit performance. You can use the analog design environment graphics tools to plot scalar performance data, such as slew rates and bandwidths, as a histogram or scattergram. You can also display waveform data as cloud (family) plots. For more information about the Monte Carlo analysis, see [Monte Carlo Analysis](#) on page 238. For more information about using the Monte Carlo analysis with the analog design environment, see the *Advanced Analysis Tools User Guide*.
- Hot-electron degradation analysis—Lets you control the age of the circuit when simulating hot-electron degradation. For more information about the hot-electron degradation analysis, see [“Special Analysis \(Hot-Electron Degradation\)”](#) on page 213.

Analysis Parameters

You specify parameter values for analysis and control statements just as you specify those for component and model statements, but many analysis parameters have no assigned default values. You must assign values to these parameters if you want to use them. To assign

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

values to these parameters, simply follow the parameter keyword with an equal sign (=) and your selected value. For example, to set the points per decade (`dec`) value to 10, you enter `dec=10`.

Note: Some parameters require text strings, usually filenames, as values. You must enclose these text strings in quotation marks to use them as parameter values.

When analysis parameters do have default values, these values are given in the parameter listings for that analysis in the Spectre online help (`spectre -h`).

A listing like the following tells you that the default value for parameter `lin` is 50 steps:

```
lin=50                      Emission coefficient parameters
```

Specifying Parameter Defaults in a File

You can use the `+paramdefault` command-line option to enable Spectre to read and apply the default values of parameters from a specified file. This enables you to specify the default values of the analysis parameters without the need to modify the netlist.

The syntax to specify the `+paramdefault` command-line option is as follows:

```
% spectre +paramdefault <filename> ....
```

`<filename>` is the name of the file containing the default values for parameters. The file should contain only the primitive analysis name (and/or option analysis), parameter name, and parameter value in one line. The following is an example of a parameter default file:

```
# Example comment for parameter defaults
tran compression alllocal
tran annotate estimated
options wfmaxsize 30GB
```

The parameter value can be a string or double. For double values, scientific notation (for example, `1.54E+06`) and unit suffix (for example, `1.54M`) are supported. Expressions are not supported.

Spectre reads the parameter defaults from the specified file and applies them before applying the netlist parameters. Therefore, if the same parameter is specified in the netlist, it will have higher priority.

You can use the `+paramdefault` command-line option multiple times to specify multiple files. For example,

```
% spectre +paramdefault file1 +paramdefault file2
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

You can use the `=paramdefault <filename>` command-line option to read the specified file and ignore all previously specified files. The `=paramdefault` command-line option ignores only those files (specified using the `+paramdefault` command-line option) that are specified before it at the command line. For example:

```
% spectre +paramdefault file1 =paramdefault file2 +paramdefault file3
```

In the above example, only `file1` will be ignored because it has been specified before the `=paramdefault` option.

You can use the `-paramdefault` command-line option to disable the reading of any parameter defaults specified.

Probes in Analyses

Some Spectre analyses require that you set probes. Remember the following guidelines when you set probes:

- You can name any component instance as a probe.
- If the probe component measures a branch current, you can use it as either a current probe or a voltage probe. Component instances that do not calculate branch currents can be used only as voltage probes.
- If the probe component has more than two terminals, you specify which pair of terminals to use as the probe by specifying a port of the probe. In the following instance statement, port 1 is nodes 5 and 8, and port 2 is nodes 2 and 4.

```
bjt1 5 8 2 4 bmod1
```

- If the probe component measures more than one branch current, you specify which branch current to use as the probe by specifying a port. In the following instance statement, current port 1 is the branch from node 4 to node 5, and port 2 is the branch from node 8 to node 9.

```
tline2 4 5 8 9 tline
```

- Every component has a default probe type and port number.

In the following example, the netlist contains a resistor named `Rocm` and a voltage source named `Vcm`. These components are used as probes for the `noise` analysis statement. The parameters `oprobe` and `iprobe` specify the probe components, and the parameters `oportv` and `iporvt` specify the port numbers.

```
cmNoise noise start=1k stop=1G dec=10 oprobe=Rocm oportv=1 iprobe=Vcm iporvt=1
```

Multiple Analyses

This netlist demonstrates the Spectre simulator's ability to run many analyses in the order you prefer. In this example, the Spectre simulator completely characterizes an operational amplifier in one run. In analysis `OpPoint`, the program computes the DC solution and saves it to a state file whose name is derived from the name of the netlist file. On subsequent runs, the Spectre simulator reads the state information contained in this state file and speeds analysis by using this state information as an initial estimate of the solution.

Analysis `Drift` computes DC solutions as a function of temperature. The Spectre simulator computes the solution at the initial temperature and saves this solution to a state file to use as an estimate in the next analysis and in subsequent simulations.

Analysis `XferVsTemp` computes the small-signal characteristics of the amplifier versus temperature. Analysis `XferVsTemp` starts up quickly because it begins with the initial temperature of the DC solution that was placed in a state file by the previous analysis.

Analysis `LoopGain` computes the loop gain of an amplifier in closed-loop configuration. Analysis `LoopGain` starts quickly because it begins with the initial temperature of the DC solution that was placed in a state file during analysis `OpPoint`.

Analysis `XferVsFreq` computes several small-signal quantities of interest such as closed-loop gain, the rejection ratio of the positive and negative power supply, and output resistance. The analysis again starts quickly because the operating point remains from the previous analysis.

Analysis `StepResponse` computes the step response that permits the measurement of the slew-rate and settling times. The `alter` statement `please4` then changes the input stimulus from a pulse to a sine wave. Finally, the Spectre simulator computes the response to a sine wave in order to calculate distortion.

```
// ua741 operational amplifier
global gnd vcc vee
simulator lang=spectre

Spectre options audit=detailed limit=delta maxdeltav=0.3 \
    save=lvlpub nestlvl=1

// ua741 operational amplifier
model NPNdiode diode is=.1f imax=5m
model NPNbjt bjt type=npn bf=80 vaf=50 imax=5m \
    cje=3p cjc=2p cjs=2p tf=.3n tr=6n rb=100
model PNPbjt bjt type=pnp bf=10 vaf=50 imax=5m \
    cje=6p cjc=4p tf=1n tr=20n rb=20

subckt ua741 (pIn nIn out)
// Transistors
    Q1 1 pIn 3 vee NPNbjt
    Q2 1 nIn 2 vee NPNbjt
    Q3 5 16 3 vcc PNPbjt
    Q4 4 16 2 vcc PNPbjt
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
Q5 5 8 7 vee NPNbjt
Q6 4 8 6 vee NPNbjt
Q7 vcc 5 8 vee NPNbjt
Q9 16 1 vcc vcc PNPbjt
Q14 vcc 13 15 vee NPNbjt
Q16 vcc 4 9 vee NPNbjt
Q17 11 9 10 vee NPNbjt
Q18 13 12 17 vee NPNbjt
Q20 vee 17 14 vcc PNPbjt
Q23 vee 11 17 vcc PNPbjt

// Diodes
Q8 vcc 1 NPNdiode
Q19 13 12 NPNdiode

// Resistors
R1 7 vee resistor r=1k
R2 6 vee resistor r=1k
R3 8 vee resistor r=50k
R4 9 vee resistor r=50k
R5 10 vee resistor r=100
R6 12 17 resistor r=40k
R8 15 out resistor r=27
R9 14 out resistor r=22

// Capacitors
C1 4 11 capacitor c=30p

// Current Sources
I1 16 vee isource dc=19u
I2 vcc 11 isource dc=550u
I3 vcc 13 isource dc=180u
ends ua741

// Sources
Vpos vcc gnd vsource dc=15
Vneg vee gnd vsource dc=-15
Vin pin gnd vsource type=pulse dc=0 \
    val0=0 val1=10 width=100u period=200u rise=2u \
    fall=2u td1=0 tau1=20u td2=100u tau2=100u \
    freq=10k ampl=10 delay=5u \
    file="sine10" scale=10.0 stretch=200.0e-6
Vfb nin out vsource

// Op Amps
OA1 pin nin out ua741

// Resistors
Rload out gnd resistor r=10k

// Analyses

// DC operating point
please1 alter param=temp value=25 annotate=no
OpPoint dc print=yes readns="%C:r.dc25"
write="%C:r.dc25"

// Temperature Dependence
Drift dc start=0 stop=50.0 step=1 param=temp \
    readns="%C:r.dc0" write="%C:r.dc0"
XferVsTemp xf start=0 stop=50 step=1 probe=Rload \
    param=temp freq=1kHz readns="%C:r.dc0"

// Gain
please2 alter dev=Vfb param=mag value=1 annotate=no
```



```
LoopGain ac start=1 stop=10M dec=10 readns="%C:r.dc25"
please3 alter dev=Vfb param=mag value=0 annotate=no
// XF
XferVsFreq xf start=1_Hz stop=10M dec=10 probe=Rload
// Transient
StepResponse tran stop=250u
please4 alter dev=Vin param=type value=sine
SineResponse tran stop=150u
```

Multiple Analyses in a Subcircuit

You might want to run complex sets of analyses many times during a simulation. To simplify this process, you can group the set of analyses into a subcircuit. Because subcircuit definitions can contain analyses and control statements, you can put the analyses inside a single subcircuit and perform the multiple analyses with one call to the subcircuit. The Spectre simulator performs the analyses in the order you specify them in the subcircuit definition. Generally, you do not mix components and analyses in the same subcircuit definition. For more information about formats for subcircuit definitions and subcircuit calls, see [Chapter 7, “Analyses.”](#)

Example

The following example illustrates how to create and call subcircuits that contain analyses.

Creating Analysis Subcircuits

```
subckt sweepVcc()
parameters start=0 stop=10 Ib=0 omega=1G steps=100
setIbb alter dev=Ibb param=dc value=Ib
SwpVccDC dc start=start stop=stop dev=Vcc lin=steps/2SwpVccAC ac dev=Vcc
start=start stop=stop lin=steps \freq=omega/6.283185
ends sweepVcc
```

This example defines a subcircuit called `sweepVcc` that contains the following:

- A list of parameters with default values for `start`, `stop`, `Ib`, `omega`, and `steps`

This list of defaults is optional.

These defaults are for the subcircuit call. For example, if you call `sweepVcc` and do not specify values for the `start` and `stop` parameters in the subcircuit call, the sweeps for analyses `SwpVccDC` and `SwpVccAC` start at 0 and end at 10, the values specified as defaults. If, however, you specify `start=1` and `stop=5` as parameter values in the subcircuit call, the `start` and `stop` parameters in `SwpVccDC` and `SwpVccAC` take the values 1 and 5, respectively.

- A control statement, `setIbb`, which alters the `dc` parameter of the component named `Ibb` to the numerical value of `Ib`
- Two analysis statements, `SwpVccDC` and `SwpVccAC`, which run a DC analysis followed by an AC analysis

Calling Analysis Subcircuits

Each subcircuit call for `sweepVcc` in the netlist causes all the analyses in the `sweepVcc` to be performed. Each of the following statements is a subcircuit call to subcircuit `sweepVcc`:

```
Ibb1uA sweepVcc stop=2 Ib=1u
Ibb3uA sweepVcc stop=2 Ib=3u
Ibb10uA sweepVcc stop=2 Ib=10u
Ibb30uA sweepVcc stop=2 Ib=30u
Ibb100uA sweepVcc stop=2 Ib=100u
```

Note the following important syntax features:

- Each subcircuit call has a unique name.
- Each subcircuit call overrides the default values for the `stop` and `Ib` parameters.
- The `start`, `steps`, and `omega` parameters are not defined in the subcircuit calls. They take the default values assigned in the subcircuit.

DC Analysis

The DC analysis finds the DC operating point or DC transfer curves of the circuit. To generate transfer curves, specify a parameter and a sweep range. The swept parameter can be circuit temperature, a device instance parameter, a device model parameter, a netlist parameter, or a subcircuit parameter for a particular subcircuit instance. You can sweep the circuit temperature by giving the parameter name as `param=temp` with no `dev`, `mod`, or `sub` parameter. You can sweep a top-level netlist parameter by giving the parameter name with no `dev`, `mod`, or `sub` parameter. You can sweep a subcircuit parameter for a particular subcircuit instance by specifying the subcircuit instance name with the `sub` parameter and the subcircuit parameter name with the `param` parameter. After the analysis has completed, the modified parameter returns to its original value.

The syntax is as follows:

```
Name dc parameter=value ...
```

You can specify sweep limits by giving the end points or by providing the center value and the span of the sweep. Steps can be linear or logarithmic, and you can specify the number of steps or the size of each step. You can give a step size parameter (`step`, `lin`, `log`, `dec`)

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

and determine whether the sweep is linear or logarithmic. If you do not give a step size parameter, the sweep is linear when the ratio of stop to start values is less than 10, and logarithmic when this ratio is 10 or greater. If you specify the `oppoint` parameter, Spectre computes and outputs the linearized model for each nonlinear component.

Nodesets help find the DC or initial transient solution. You can supply them in the circuit description file with `nodeset` statements, or in a separate file using the `readns` parameter. When nodesets are given, Spectre computes an initial guess of the solution by performing a DC analysis while forcing the specified values onto nodes by using a voltage source in series with a resistor whose resistance is `rforce`. Spectre then removes these voltage sources and resistors and computes the true solution from this initial guess.

Nodesets have two important uses. First, if a circuit has two or more solutions, nodesets can bias the simulator towards computing the desired one. Second, they are a convergence aid. By estimating the solution of the largest possible number of nodes, you might be able to eliminate a convergence problem or dramatically speed convergence.

When you simulate the same circuit many times, we suggest that you use both the `write` and `readns` parameters and give the same filename to both parameters. The DC analysis then converges quickly even if the circuit has changed somewhat since the last simulation, and the nodeset file is automatically updated.

You may specify values to force for the DC analysis by setting the parameter `force`. The values used to force signals are specified by using the `force` file, the `ic` statement, or the `ic` parameter on the capacitors and inductors. The `force` parameter controls the interaction of various methods of setting the force values. The effects of individual settings are

<code>force=none</code>	Any initial condition specifiers are ignored.
<code>force=node</code>	The <code>ic</code> statements are used, and the <code>ic</code> parameter on the capacitors and inductors are ignored.
<code>force=dev</code>	The <code>ic</code> parameters on the capacitors and inductors are used, and the <code>ic</code> statements are ignored.
<code>force=all</code>	Both the <code>ic</code> statements and the <code>ic</code> parameters are used, with the <code>ic</code> parameters overriding the <code>ic</code> statements.

If you specify a `force` file with the `readforce` parameter, force values read from the file are used, and any `ic` statements are ignored.

Once you specify the force conditions, the Spectre simulator computes the DC analysis with the specified nodes forced to the given value by using a voltage source in series with a resistor whose resistance is `rforce` (see `options`).

Selecting a Continuation Method

The Spectre simulator normally starts with an initial estimate and then tries to find the solution for a circuit using the Newton-Raphson method. If this attempt fails, the Spectre simulator automatically tries several continuation methods to find a solution and tells you which method was successful. Continuation methods modify the circuit so that the solution is easy to compute and then gradually change the circuit back to its original form. Continuation methods are robust, but they are slower than the Newton-Raphson method.

If you need to modify and resimulate a circuit that was solved with a continuation method, you probably want to save simulation time by directly selecting the continuation method you know was previously successful.

You can select the continuation method with the `homotopy` parameter of the `set` or `options` statements. In addition to the default setting, `all`, five settings are possible for this parameter – `gmin` stepping (`gmin`), source stepping (`source`), the pseudotransient method (`ptran`), and the damped pseudotransient method (`dptran`). You can also prevent the use of continuation methods by setting the `homotopy` parameter to `none`.

From the MMSIM6.2.1 release onwards, you can specify more than one homotopy method and the Spectre circuit simulator tries them in the order in which they are specified.

The syntax is:

```
dcName dc parameters homotopy=[(none|gmin|source|dptran|ptran|arclength|all)+ ]
optName options parameters
homotopy==[(none|gmin|source|dptran|ptran|arclength|all)+]
```

In the following example, the Spectre circuit simulator tries the `gmin` stepping solution to help `dc` converge. If it fails to converge, then Spectre tries the `source` stepping solution.

```
dc1 dc homotopy=[gmin source]
```

Enabling Fast DC Simulation

In some situations, especially for larger circuits, it can be difficult to converge to the exact DC operating point, and Spectre can spend a significant time converging to the final solution. The `+fastdc` command-line option enables you to speed up the DC simulation in Spectre and APS for large scale circuits and for cases where DC convergence is very slow, or there is a difficulty in DC convergence. The DC solution from `+fastdc` is generally an approximate solution, but it is sufficient to start transient analysis. Since the solution is not the exact DC, measurements made at the DC point, or a simulation that requires a very accurate DC solution may have problems with the `+fastdc` command-line option.

The `+fastdc` command-line option accepts a set of values, ranging from 0-4. The default is 4, which is the fastest solution. 0 is the most accurate, and is very close to the exact DC solution, and as a result, it is the slowest of the 5 settings. It is recommended to first use the `+fastdc` command-line option when DC convergence is a problem, either slow or difficult. Then, if the circuit or measurements require a more accurate solution reduce the value of `+fastdc` option.

The fast DC simulation can be turned on from the command line as shown below.

```
% spectre +fastdc ...  
% spectre +aps +fastdc ...
```

AC Analysis

The AC analysis linearizes the circuit about the DC operating point and computes the response to all specified small sinusoidal stimulus. For more information on specifying small sinusoidal stimulus, see [Chapter 3, Analysis Statements](#), in *Spectre Circuit Simulator Reference*.

The Spectre simulator can perform the analysis while sweeping a parameter. The parameter can be frequency, temperature, component instance parameter, component model parameter, or netlist parameter. If changing a parameter affects the DC operating point, the operating point is recomputed on each step. You can sweep the circuit temperature by giving the parameter name as `temp` with no `dev` or `mod` parameter. You can sweep a netlist parameter by giving the parameter name with no `dev` or `mod` parameter. After the analysis has completed, the modified parameter returns to its original value.

The syntax is as follows:

```
Name ac parameter=value ...
```

You can specify sweep limits by giving the end points or by providing the center value and the span of the sweep. Steps can be linear or logarithmic, and you can specify the number of steps or the size of each step. You can give a step size parameter (`step`, `lin`, `log`, `dec`) to determine whether the sweep is linear or logarithmic. If you do not give a step size parameter, the sweep is linear when the ratio of stop to start values is less than 10, and logarithmic when this ratio is 10 or greater. All frequencies are in Hertz.

The small-signal analysis begins by linearizing the circuit about an operating point. By default, this analysis computes the operating point if it is not known or recomputes it if any significant component or circuit parameter has changed. However, if a previous analysis computed an operating point, you can set `prevoppoint=yes` to avoid recomputing it. For example, if you use this option when the previous analysis was a transient analysis, the operating point is the state of the circuit on the final time point.

Transient Analysis

The transient analysis computes the transient response of a circuit over the specified interval.

You can adjust transient analysis parameters in several ways to meet the needs of your simulation. Setting parameters that control the error tolerances, the integration method, and the amount of data saved lets you choose between maximum speed and greatest accuracy in a simulation.

This section also tells you about parameters you can set that improve transient analysis convergence.

Sweeping Parameters During Transient Analysis

You can modify temperature, tolerance, and design parameter settings at device, subcircuit, or model level during a transient analysis. The syntax is:

```
Name tran param=param_name, { param_vec=[ t1 val1 t2 val2...] | param_file=file },  
[ dev=d1 | mod=m1 | sub=s1 ], param_step=time
```

where

Name

Name of the transient analysis.

param=param_name

Dynamic parameter name. The parameter name can be a design parameter, errpreset, method, relref, maxstep, isnoisy, lteratio, reltol, residualtol, vabstol, iabstol, temp, and tnom.

param_vec=[t1 val1 t2 val2...]

Time points and values of the parameter.

param_file=file

File name if the param_vec is defined in a separate file.

dev=d1 | mod=m1 | sub=s1

Defines local scope for design parameters. Can be a device model instance (dev), device model name (mod), or subcircuit instance name (sub). Does not apply to temp, reltol, residualtol, vabstol, iabstol, or isnoisy.

param_step=time

Specifies whether the time_value pair given by the param_vec parameter is to be updated in one step, or as a series of steps. See Examples 1 and 2 below. Default value: 0

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

faultreadic

Specifies the file that contains the initial condition (ic) information related to fault sensitivity analysis.

Example 1

```
dotran tran stop=100ns \  
  param=temp, param_vec=[0ns 20 50ns 25 100ns 75] param_step=0
```

This statement begins the simulation at a temperature of 20C, increases the temperature to 25C at 50ns, and increases the temperature to 75C at 100ns.

Example 2

```
dotran tran stop=100ns \  
  param=temp, param_vec=[0ns 20 50ns 25 100ns 75] param_step=10n
```

This statement increases the temperature by 1C every 10ns from 0ns to 50ns, and by 10C every 10ns from 50ns to 100ns.

Example 3

```
dotran tran stop=100ns \  
  param=reltol, param_vec=[0ns 1.0e-3 100ns 1.0e-2] param_step=0 ]
```

In this example, the relative convergence tolerance reltol is 1e-3 at the beginning of the simulation, and is changed to 1e-2 at 100ns.

Example 4

```
dotran tran stop=2u \  
  noiseifmax=10G noiseseed=1 param=isnoisy param_vec=[0ns 0 500ns 1 ]
```

This statement turns transient noise off from time 0 to 500ns and turns it back on at 500ns.

Example 5

```
pset1 paramset {  
  time reltol temp p1 m1:l  
  0n 1e-3 27 1 1u  
  10n 1e-3 50 2 1u  
  20n 1e-4 50 2 2u  
  30n 1e-5 75 3 2u  
}  
dotran tran paramset=pset1 stop=100n param_step=0
```

This paramset statement changes multiple parameters during the transient simulation. The values of the `reltol`, `temp`, `p1`, and `m1:l` parameters change at the timepoints specified in the paramset table.

Example 6

```
tran2 tran stop=100n param=reltol param_file=reltol.txt
reltol.txt:
; vector definition for reltol
tscale 1.0e-9
timevalue
10 1e-4
50 1e-3
```

This statement changes the `reltol` value to 1e-4 at 10ns, and changes the `reltol` value to 1e-3 at 50ns.

Balancing Accuracy and Speed

The following list displays the Spectre circuit simulator parameters that trade accuracy for speed. See `spectre -h options` for more information on any of these parameters.

- Tolerance control parameters – `reltol`, `vabstol`, and `iabstol`
- Transient control parameters – `errpreset`, `relref`, `lteratio`, `method`, and `maxstep`
- Parasitic node reduction parameter – `maxrsd`

The `errpreset` Parameter

`errpreset` is a transient analysis parameter that works in a way similar to `speed` except that it has fewer settings and controls fewer parameters. You can set `errpreset` to three different values:

- `liberal`
- `moderate`
- `conservative`

At `liberal`, the simulation is fast but less accurate. The `liberal` setting is suitable for digital circuits or analog circuits that have only short time constants. At `moderate`, the default setting, simulation accuracy approximates a SPICE2 style simulator. At `conservative`, the simulation is the most accurate but also slowest. The `conservative` setting is appropriate

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

for sensitive analog circuits. If you still require more accuracy than that provided by `conservative`, tighten error tolerance by setting `reltol` to a smaller value.

Description of `errpreset` Parameter Settings

The effect of `errpreset` on other parameters is shown in the following table. In this table, $T = \text{stop} - \text{start}$.

<code>errpreset</code>	<code>reltol</code>	<code>relref</code>	<code>method</code>	<code>maxstep</code>	<code>iteratio</code>
<code>liberal</code>	<code>×10.0</code>	<code>sigglobal</code>	<code>trapgear2</code>	<code>Interval/50</code>	<code>3.5</code>
<code>moderate</code>	<code>×1.0</code>	<code>sigglobal</code>	<code>traponly</code>	<code>Interval/50</code>	<code>3.5</code>
<code>conservative</code>	<code>×0.1</code>	<code>alllocal</code>	<code>gear2only</code>	<code>Interval/100</code>	<code>10.0</code>

The description in the previous table has the following exceptions:

- The `errpreset` parameter sets the value of `reltol` as described in the table, except that the value of `reltol` cannot be larger than 0.01.
- Except for `reltol` and `maxstep`, `errpreset` does not change the value of any parameters you have specified.
- With `maxstep`, the specified value in the preceding table is an upper bound. You can always specify a smaller `maxstep` value.

If you need to check the `errpreset` settings for a simulation, you can find these values in the log file.

Uses for `errpreset`

You adjust `errpreset` to the speed and accuracy requirements of a particular simulation. For example, you might set `errpreset` to `liberal` for your first simulation to see if the circuit works. After debugging the circuit, you might switch to `moderate` to get more accurate results. If the application requires high accuracy, or if you want to verify that the `moderate` solution is reasonable, you set `errpreset` to `conservative`.

You might also have different `errpreset` settings for different types of circuits. For logic gate circuits, the `liberal` setting is probably sufficient. A `moderate` setting might be better for analog circuits. Circuits that are sensitive to errors or circuits that require exceptional accuracy might require a `conservative` setting.

Tolerance Control Parameters

You can control the accuracy of the solution to the discretized equation by setting the `reltol` and `xabstol` (where `x` is the access quantity, such as `v` or `i`) parameters in an `options` or `set` statement. These parameters determine how well the circuit conserves charge and how accurately the Spectre simulator computes circuit dynamics and steady-state or equilibrium points.

You can set the integration error or the errors in the computation of the circuit dynamics (such as time constants), relative to `reltol` and `abstol` by setting the `lteratio` parameter.

$$\text{Tolerance}_{\text{NR}} = \text{abstol} + \text{reltol} * \text{Ref}$$

$$\text{Tolerance}_{\text{LTE}} = \text{Tolerance}_{\text{NR}} * \text{lteratio}$$

The `Ref` value is determined by your setting for `relref`, the relative error parameter, as explained in [“Adjusting Relative Error Parameters”](#) on page 173.

In the previous equations, $\text{Tolerance}_{\text{NR}}$ is a convergence criterion that bounds the amount by which Kirchhoff’s Current Law is not satisfied as well as the allowable difference in computed values in the last two Newton-Raphson (NR) iterations of the simulation. $\text{Tolerance}_{\text{LTE}}$ is the allowable difference at any time step between the computed solution and a predicted solution derived from a polynomial extrapolation of the solutions from the previous few time steps. If this difference is greater than $\text{Tolerance}_{\text{LTE}}$, the Spectre simulator shortens the time step until the difference is acceptable.

From the previous equations, you can see that tightening `reltol` to create more strict convergence criteria also diminishes the allowable local truncation error ($\text{Tolerance}_{\text{LTE}}$). You might not want the truncation error tolerance tightened because this adjustment can increase simulation time. You can prevent the decrease in the time step by increasing the `lteratio` parameter to compensate for the tightening of `reltol`.

Adjusting Relative Error Parameters

You determine the treatment of the relative error with the `relref` parameter. The `relref` parameter determines which values the Spectre simulator uses to compute whether the relative error tolerance (`reltol`) requirements are satisfied.

You can set `relref` to the following options:

- The `relref=pointlocal` setting compares the relative errors in quantities at each node relative to the current value of that node.
- The `relref=alllocal` setting compares the relative errors in quantities at each node to the largest value of that node for all past time points.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- The `relref=sigglobal` or `relref=allglobal` settings compare relative errors in each of the circuit signals to the maximum of all the signals in the circuit.
- In addition, the `relref=allglobal` setting compares equation residues (the amount by which Kirchhoff's Current Law [also known as Kirchhoff's Flow Law] is not satisfied) for each node to the maximum current floating onto the node at any time in that node's past history.

Setting the Integration Method

The `method` parameter specifies the integration method. You can set the `method` parameter to adjust the speed and accuracy of the simulation. The Spectre simulator uses three different integration methods: the backward-Euler method, the trapezoidal rule, and the second-order Gear method. The `method` parameter has six possible settings that permit different combinations of these three methods to be used. The following table shows the possible settings and what integration methods are allowed with each:

	Backward-Euler	Trapezoidal Rule	Second-Order Gear
euler	•		
traponly		•	
trap	•	•	
gear2only			•
gear2	•		•
trapgear2	•	•	•

The trapezoidal rule is usually the best setting if you want high accuracy. This method can exhibit point-to-point ringing, but you can control this by tightening the error tolerances. The trapezoidal method is usually not a good choice to run with loose error tolerances because it is sensitive to errors from previous time steps. If you need to use very loose tolerances to get a quick answer, it is better to use second-order Gear.

While second-order Gear is more accurate than backward-Euler, both methods can overestimate a system's stability. This effect is less with second-order Gear. You can also reduce this effect if you request high accuracy.

Artificial numerical damping can reduce accuracy when you simulate low-loss (high-Q) resonators such as oscillators and filters. Second-order Gear shows this damping, and backward-Euler exhibits heavy damping.

Improving Transient Analysis Convergence

If the circuit you simulate can have infinitely fast transitions (for example, a circuit that contains nodes with no capacitance), the Spectre simulator might have convergence problems. To avoid these problems, set `cmin`, which is the minimum capacitance to ground at each node, to a physically reasonable nonzero value.

You also might want to adjust the time-step parameters, `step` and `maxstep`. `step` is a suggested time step you can enter. Its default value is `.001*(stop - start)`. `maxstep` is the largest time step permitted.

Controlling the Amount of Output Data

The Spectre simulator normally saves all computed data in the transient analysis. Sometimes you might not need this much data, and you might want to save only selected results. At other times, you might need to decrease the time interval between data points to get a more precise measurement of the activity of the circuit. You can control the number of output data points the Spectre simulator saves for the transient analysis in these ways:

- With strobing, which lets you select the time interval between the data points the Spectre simulator saves. The simulator forces a time step on each point it saves, so the data is computed, not interpolated.
- With skipping time points, which lets you select how many data points the Spectre simulator saves
- With data compression, which eliminates repetitive recording of signal values that are unchanged
- With the `outputstart` parameter, which lets you specify the time when the Spectre simulator starts saving data points
- With the `infotime` parameter, which lets you specify specific times to save operating-point data instead of for all time points

Telling the Spectre Simulator to Change the Time Interval between Data Points (Strobing)

Strobing changes the interval between data points. You use strobing to eliminate some unwanted high-frequency signal from the output, just as a strobe light appears to freeze rapidly rotating machinery. With strobing, you can demodulate AM signals or hide the effect of the clock in clocked waveforms. You can also dramatically improve the accuracy of external Fast Fourier Transform (FFT) routines. To perform strobing, you set the following parameters in the transient analysis:

- The `strobeperiod` parameter, which sets the time interval between the data points that the Spectre simulator saves
- The `skipstart` parameter (optional), which tells the Spectre simulator when to start strobing

This parameter is also used to skip data points.

- The `skipstop` parameter (optional), which tells the Spectre simulator when to stop strobing

This parameter is also used to skip data points.

- The `strobedelay` parameter (optional), which lets you set a delay between the `skipstart` time and the first strobe point

Telling the Spectre Simulator How Many Data Points to Save

By telling the Spectre simulator to save only every N th data point, you can reduce the size of the results database generated by the Spectre simulator. You tell the Spectre simulator to save every N th data point with the following parameters:

- With the `skipcount` parameter, which you set to N to make the Spectre simulator save every N th data point
- The `skipstart` parameter, which tells the Spectre simulator when to start skipping parameters

This parameter is also used in strobing.

- The `skipstop` parameter, which tells the Spectre simulator when to stop skipping parameters

This parameter is also used in strobing.

Examples of Strobing and Skipping

In the following example, the Spectre simulator starts skipping data points at Time=10 seconds and continues to skip points until Time=35 seconds. During this 25-second period, the Spectre simulator saves only every third data point.

```
ExSkipSt tran skipstart=10 skipstop=35 skipcount=3
```

In this example, the Spectre simulator starts strobing at Time=5 seconds and continues until Time=20 seconds. During this 15-second period, the Spectre simulator saves data points every 10 seconds.

```
ExStrobe tran skipstart=5 skipstop=20 strobeperiod=.10
```

This example is identical to the previous one except that it sets a delay of 2 seconds between the skipstart time and the first strobe point.

```
ExStrobe2 tran skipstart=5 skipstop=20 strobeperiod=.10 strobedelay=2
```

Waveform Compression

Some circuits, such as mixed analog and digital designs and circuits with switching power supplies, have substantial amounts of signal latency. If unchanged signal values for these circuits are repetitively written for each time point to a transient analysis output file, this output file can become very large. You can reduce the size of output files for such transient analyses with the Spectre simulator's waveform compression feature. With waveform compression, the Spectre simulator writes output data for a signal only when the value of that signal changes.

Using waveform compression is not always appropriate. The Spectre simulator writes fewer signal values when you turn on waveform compression, but it must write more data for every signal value it records. For circuits with small amounts of signal latency, waveform compression might actually increase the size of the output file.

You can enable waveform compression globally, for user-defined hierarchy levels, or for individual `save` statements.

You can turn on waveform compression globally by adding the parameter `compression=all | no | wilddcardonly` to the transient analysis command line in a Spectre netlist. The `all` option enables compression globally, `no` (default) disables compression, and `wilddcardonly` compresses waveforms produced by `save` statements using wildcards and settings like `save=all`, `currents=all`, `subcktprobelvl=n`. For example:

```
DoTran1 tran stop=20e-6 compression=all
```

You can add the parameter `complvl=1 | 2 | . . .` in the transient analysis statement to define the level up to which the compression should be enabled. `complvl=1` lets the signals at all

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

hierarchical levels to be compressed, including the top level. `complvl=2` compresses all signals on hierarchical level 2 and below. You can set `complvl=2` to keep the signals from the top hierarchical level uncompressed. For example:

```
DoTran2 tran stop=20e-6 complvl=2
```

Note: The `complvl` parameter takes precedence over the `compression` parameter. Therefore, if both parameters are set in the `tran` statement, the `compression` parameter is ignored.

You can set `compression=yes|no` in the `save` statement to define whether the signals in the `save` statement should be compressed. The signals in the `save` statement are not compressed by default. Setting `compression=yes` forces the compression of the signals in the `save` statement. For example:

```
save * compression=yes
```

Note: The `compression` parameter in the `save` statement takes precedence over the `complvl` and `compression` parameters specified in the `tran` statement. For example:

```
save g s d compression=no
tran1 tran complvl=1 compression=all save=all
```

In the above example, Spectre will compress all signals except the voltage for `g`, `s`, and `d`.

You can set `compreltol=0.001`, `compvabstol=1.0e-3V`, `compiabstol=1.0e-12A` parameters in the `tran` statement to customize the compression algorithm. For example:

```
DoTran3 tran stop=20e-6 compreltol=0.005 compvabstol=5.0e-3V compiabstol=1.0e-11A
```

You cannot apply waveform compression to operating-point parameters, including terminal currents that are calculated internally rather than with current probes. If you want waveform compression for terminal currents, you must specify that these currents be calculated with current probes. You can specify that all currents be calculated with current probes by placing `useprobes=yes` in an `options` statement.

Important

Adding probes to circuits that are sensitive to numerical noise might affect the solution. In such cases, an accurate solution might be obtained by reducing `reltol`.

Note: When multiple `save` statements with overlapping compression scope are specified, the compression statement specified later takes higher precedence.

Telling Spectre to Save Operating-Point Data at Specific Times

In addition to saving operating-point data in a `dc` analysis, Spectre allows this data to be saved during a transient analysis. This data is saved as a waveform and can be plotted along with node voltages and other output data. See [Chapter 9, “Specifying Output Options.”](#) to learn how to select and save this data. Often, all that is needed is the operating data at specific times, which can be achieved by linking an `info` analysis with the `tran` analysis.

To control the amount of data produced for operating-point parameters, use the following two transient analysis parameters to specify at which time points you would like to save operating point output for all devices:

```
infotimes=vector of numbers
infoname=analysis name
```

where *analysis name* points to an `info` analysis.

For example:

```
mytran tran stop=30n infotimes=[10n 25n] infoname=opinfo
opinfo info what=oppoint where=rawfile
```

The `opinfo` statement is called at 10 and 25 nanoseconds. The data for all devices is reported at these specified time points.

You can also specify multiple `info` analysis statements within the transient analysis using the `infonames` parameter. For example:

```
tran tran stop=10n infonames=[info1 info2] infotimes=[1n 2n]
info1 info what=oppoint ...
info2 info what=assert ...
```

You can use the `optype` parameter from the `info` analysis to output the operating point information related to currents, voltages, or the complete operating point information in a SPICE-compatible format. The `optype` parameter takes the following values.

`current` - Output operating point information related to node voltages and currents

`voltage` - Output operating point information related to voltages only

`all` - Output complete operating point information including currents and voltage.

```
mytran tran stop=30n infotimes=[10n 25n] infonames=[opinfo1 opinfo2]
opinfo1 info what=oppoint optype=voltage where=file
opinfo2 info what=oppoint optype=voltage where=file
```

The `info` analysis also supports the `subckt` and `depth` parameters that enable you to output the operating point information for the selected nodes of the subcircuit at the specified hierarchy level. For example:


```
opinfo info what=oppoint optype=voltage subckt [sub1 sub2] depth=2
```

Calculating Transient Noise

Transient noise provides the benefit of examining the effects of large signal noise on many types of systems. It gives you the opportunity to examine the impact of noise in the time domain on various circuit types without requiring access to the SpectreRF analyses. This capability is an extension to the current transient analysis, and is accompanied by enhancements to several calculator functions, allowing you to calculate multiple occurrences of measurements such as risetime and overshoot. Spectre provides both a single run and multiple run method of simulating transient noise. The single run method, which involves a single transient run over several cycles of operation, is best suited for applications where undesirable start-up behavior is present. The multiple run method, which involves a statistical sweep of several iterations over a single period, is recommended for users who are able to take advantage of distributed processing.

Set the following parameters to calculate noise during a transient analysis.

`trannoisemethod=default`

Use this option to enable the adaptive noise step control. Possible values are `default` and `adaptive`.

`noiseymax=0` (Hz)

Bandwidth of pseudorandom noise sources. A valid (nonzero) value turns on the noise sources during transient analysis. The maximal time step of the transient analysis is limited to $1/\text{noiseymax}$.

`noisescale=1`

Noise scale factor applied to all generated noise. It can be used to artificially inflate the small noise to make it visible over transient analysis numerical noise floor, but it should be small enough to maintain the nonlinear operation of the circuit.

`noiseseed`

Seed for the random number generator. Specifying the same seed allows you to reproduce a previous experiment.

`noisexmin` (Hz)

If specified, the power spectral density of noise sources depend on frequency in the interval from `noisexmin` to `noiseymax`. Below `noisexmin`, noise power density is constant. The default value is `noiseymax`, so that only white noise is included and noise sources are evaluated at `noiseymax` for all models. $1/\text{noisexmin}$ cannot exceed the requested time duration of transient analysis.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<code>noisetmin (s)</code>	Minimum time interval between noise source updates. Default is $1/\text{noise fmax}$. Smaller values will produce smoother noise signals at the expense of reducing time integration step.
<code>noiseupdate=fmax step</code>	Specifies whether noise is to be injected at a constant time step (<code>fmax</code>) or the Spectre solver time step is to be used (<code>step</code>). Injecting noise at a constant time step is suitable when the value of <code>noise fmax</code> is larger than the bandwidth of all signals in the circuit, and simulation time step is effectively controlled by noise. Only one noise frequency is updated at each time step. If the bandwidth of some of the signals exceeds <code>noise fmax</code> , which forces the simulator to take steps smaller than <code>noisetmin</code> , then noise should also be injected at each time step between the regular noise updates. In this case, all noise frequencies are updated at each time step.
<code>noiseon=[...]</code>	The list of instances to be considered as noisy during transient noise analysis.
<code>noiseoff=[...]</code>	The list of instances to be considered as not noisy during transient noise analysis.

Example

```
tr1 tran stop=4u noise fmax=5G noise fmin=1Meg noiseseed=1 noisescale=10 \  
param=isnoisy param_vec=[0 1 10ns 0 50ns 1]  
tr1 tran stop=4u noise fmax=5G noiseupdate=step noiseseed=1 noisescale=10
```

Performing Small-Signal Analyses during a Transient Analysis

You can perform an AC and/or noise analysis at specific times during a transient analysis. The Spectre circuit simulator stops the transient analysis at the specified times, saves operating point information, and performs the AC and/or noise analysis.

This type of simulation is useful when you want to run an AC analysis after getting past specific start-up behavior, or when there is more than one point along the transient run that can be thought of as steady-state.

The syntax for performing a small-signal analysis during transient analysis is:

```
Name tran stop=stop actimes=time acnames=name
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Where:

<i>Name</i>	The name of the transient analysis
<i>stop</i>	The time at which the transient analysis is to be put on hold.
<i>actimes</i>	The time points at which the analyses specified by <i>acnames</i> are performed.
<i>acnames</i>	The names of the analyses to be performed at each time point in the <i>actimes</i> array. Allowed child analyses are: <i>ac</i> , <i>noise</i> , <i>sp</i> , <i>stb</i> , or <i>xf</i> .

Generating EMIR Output During Transient Analysis

You can use transient analysis in Spectre/Spectre APS to generate the binary *tranName_emir_vavo.db* database file, which can be directly used by VAVO/VAEO for electro-migration (EM) and IR-drop analysis. This significantly improves the efficiency and capability of Spectre in the VAVO/VAEO flow.

The syntax for generating EMIR output during transient analysis is as follows:

```
Name tran [emirformat=vavo|none] [emirstart=time] [emirstop=time]
      [emirfile=dbfileName]
```

Where:

<i>Name</i>	The name of the transient analysis.
<i>emirformat</i>	Turns on the <i>vavo.db</i> file output capability. Possible values are <i>vavo</i> and <i>none</i> . Default is <i>none</i> .
<i>emirstart/emirstop</i>	Specifies the time window start and stop times. The default of start and stop times are same as the start and stop times for transient analysis, respectively.
<i>emirfile</i>	Specifies the name of the EM/IR output database file. Default is <i>tranName_emir_vavo.db</i> . This file is saved in the raw directory.

Example

```
tran1 tran stop=15s errpreset=moderate emirformat=vavo emirfile="testDB"
emirstart=1s emirstop=15s
```

Calculates the required information for EM and IR analysis and saves it in the *tran1_emir_vavo.db* file.

Pole Zero Analysis

The pole zero analysis linearizes the circuit about the DC operating point and computes the poles and zeros of the linearized network. The analysis generates a finite number of poles and zeroes, each being a complex number. If you sweep a parameter, the parameter values corresponding to the current iteration are printed.

The pole zero analysis dense method works best on small to medium sized circuits (circuits with less than a thousand equations). You can use the arnoldi method (iterative sparse solver) on large circuits for better performance.

If you run a pole zero analysis on a frequency dependent component (element whose AC equivalent varies with frequency, such as transmission line or BJT with excess phases), the Spectre circuit simulator approximates the component as AC equivalent conductance and evaluates conductance at 1Hz.

You can set up and run a pole zero analysis through the Analog Design Environment. For more information, see the *Analog Design Environment User Guide*.

Syntax

```
analysisName [(pnode nnode)] pz [method=arnoldi numpoles=0 numzeros=0 sigmar=0.1  
    sigmai=0.0 ...]
```

where

<code>analysisName</code>	Name of analysis.
<code>pnode nnode</code>	Nodes in the circuit whose difference is the output of the transfer function for which zeroes are to be calculated.
<code>method=arnoldi</code>	Specifies that the method to be used for calculating poles and zeroes is arnoldi. Default value is <code>qz</code> (dense method).
<code>numpoles=0</code>	Limits the maximum number of poles in the arnoldi method to the specified value. Default value is 0, which indicates that the limit is the circuit size.
<code>numzeros=0</code>	Limits the maximum number of zeroes in the arnoldi method to the specified value. Default value is 0, which indicates that the limit is the circuit size.
<code>sigmar=0.1</code>	Specifies the root finding control parameter for the arnoldi method. If the interesting poles or zeros are around the value z , $z=x+jy$, setting <code>sigmar</code> to x and <code>sigmai</code> to y helps Spectre find the solution more accurately. Default value is 0.1.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

`sigmai=0.0`

Specifies the root finding control parameter for the arnoldi method. If the interesting poles or zeros are around the value z , $z=x+jy$, setting `sigmar` to x and `sigmai` to y helps Spectre find the solution more accurately. Default value is 0.

If you do not specify the input source, the Spectre circuit simulator performs only the pole analysis. For a detailed description of the parameters, see `spectre -h pz`.

Example 1

`myPZ1 pz`

Performs pole analysis.

Example 2

`myPZ2 pz method=arnoldi`

Performs pole analysis with the arnoldi method.

Example 3

`mypz2 (n1 n2) pz iprobe=VIN`

Performs pole zero analysis for a circuit whose input is `VIN` and output is the voltage difference between nodes `n1` and `n2`.

Example 4

`mypz3 (n1 n2) pz iprobe=I1 param=temp start=25 stop=100 step=25`

Performs pole zero analysis for a circuit whose input is `I1` and output is the voltage difference between nodes `n1` and `n2`.

Output Log File

The output log file contains the following information:

- Complex numbers for poles
- Complex numbers for zeroes
- Gain for zeroes

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- Quality factor Q, which can be defined as:

$$Qfactor = (sign)^{0.5} \left(\left(\frac{im}{re} \right)^2 + 1 \right)^{0.5}$$

where *sign* is 1 if *real*<0 and *sign* is -1 if *real*>0. When *real* is 0, Qfactor is not defined.

If the output of the pole zero analysis contains positive real part poles indicating an unstable circuit, the label ****RHP** is appended to those poles. An example is shown below:

```
*****
PZ Analysis 'mypz'
*****
```

Poles (Hertz)				
	Real	Imaginary		Qfactor
1	4.5694e+10	0	**RHP	-0.5
2	4.2613e+10	0	**RHP	-0.5
3	1.4969e+10	0	**RHP	-0.5
4	1.4925e+10	0	**RHP	-0.5
5	1.0167e+10	0	**RHP	-0.5
6	1.0165e+10	0	**RHP	-0.5
7	7.3469e+09	0	**RHP	-0.5
8	7.3469e+09	0	**RHP	-0.5
9	-1.0061e+09	0		0.5
10	-1.0061e+09	0		0.5
11	-1.0235e+09	0		0.5

Other Analyses (sens, fourier, dcmatch, and stb)

There are four analyses in this category: *sens*, *fourier*, *dcmatch*, and *stb*.

Sensitivity Analysis

You can supplement the analysis information you automatically receive with the AC and DC analyses by placing *sens* statements in the netlist. Output for the *sens* command is sent to the rawfile or to an ASCII file that you can specify with the *+sensdata <filename>* option of the *spectre* command.

- If you set *senstype=partial*, Spectre calculates partial sensitivity. This determines the sensitivity of output variables to input design parameters. Results are expressed as a ratio of the change in an output analysis variable to the change in an input design

parameter. For example, if V is the output value, and P is the input design parameter, sensitivity is computed as follows:

$$S_{V,P} = \frac{dV}{dP}$$

- If you set `senstype=normalized`, Spectre calculates normalized sensitivity, which removes the dependence of results on the magnitude of the output variable and input design parameters. Normalized sensitivity is computed as follows:

$$S_{V,P} = \frac{PdV}{VdP}$$

$$S_{V,P} = P \frac{dV}{dP} \quad \text{if } V=0$$

$$S_{V,P} = \frac{1}{V} \frac{dV}{dP} \quad \text{if } P=0$$

When both P and V are zero, partial sensitivity is used.

Formatting the sens Command

You format the `sens` command, as follows:

```
sens [ ( output_variables_list ) ] [ to
( design_parameters_list ) ] [ for ( analyses_list ) ]
```

where:

```
output_variables_list = ovar1 ovar2 ...
design_parameters_list = dpar1 dpar2 ...
analyses_list = ana1 ana2 ...
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The $ovar_i$ are the output variables whose sensitivities are calculated. These are normally node names, `deviceInstance:parameter` or `modelName:parameter` specifications. Examples are 5, n1, and Qout:betadc.

The $dpar_j$ are the design parameters to which the output variables are sensitive. You can specify them in a format similar to $ovar_i$. However, they must be input parameters that you can specify (for example, R1:r). You can use wildcard (*) for device instances and models (for example, *:r) in which case, sensitivity information of the output variables is computed with respect to the specified parameters for all device instances and models.

If you do not specify a `to` clause, sensitivities of output variables are calculated with respect to all available instance and model parameters.

Note: The method for specifying design parameters and output variables is described in more detail in the documentation for the `save` statement in [Chapter 9, “Specifying Output Options.”](#)

The following table shows you the types of design and output parameters that are normally used for both AC and DC analyses:

	AC Analysis	DC Analysis
Design parameters	Instance parameters	Instance parameters
	Model parameters	Model parameters
Output parameters	Node voltages	Node voltages
	Branch currents	Branch currents
		Instance operating-point parameters

You can also specify device instances or models as design parameters without further specifying parameters, but this approach might result in a number of error messages. The Spectre simulator attempts sensitivity analysis for every device parameter and sends an error message for each parameter that cannot be varied. The Spectre simulator does, however, perform the requested sensitivity analysis for appropriate parameters.

The ana_k are the analyses for which sensitivities are calculated. These can be analysis instance names (for example, opBegin and ac2) or analysis type names (for example, DC and AC).

Examples of the `sens` Command

The following examples illustrate `sens` command format:

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
sens (q1:betadc 2 Out) to (vcc:dc nbjt1:rb) for (analDC)
```

This command computes DC sensitivities of the `betadc` operating-point parameter of transistor `q1` and of nodes `2` and `Out` to the `dc` voltage level of voltage source `vcc` and to the model parameter `rb` of `nbt1`. The values are computed for DC analysis `analDC`. The results are stored in the files `analDC.vcc:dc` and `analDC.nbt1:rb`.

```
sens (1 n2 7) to (q1:area nbjt1:rb) for (analAC)
```

This command computes AC sensitivities of nodes `1`, `n2`, and `7` to the `area` parameter of transistor `q1` and to the model parameter `rb` of `nbt1`. The values are computed for each frequency of the AC analysis `analAC`. The results are stored in the files `analAC.q1:area` and `analAC.nbt1:rb`.

```
sens (vbb:p q1:int_c q1:gm 7) to (q1:area nbjt1:rb) for (analDC1)
```

This command computes DC sensitivities of the branch current `vbb:p`, the operating-point parameter `gm` of transistor `q1`, the internal collector voltage `q1:int_c`, and the node `7` voltage to the instance parameter `q1:area` and the model parameter `nbt1:rb`. The values are computed for analysis `analDC1`.

```
sens (1 n2 7) to (*:area) for (analAC)
```

This command computes the AC sensitivities of nodes `1`, `n2`, and `7` to the `area` parameter of all device instances and models.

```
sens (1 n2 7) for (analAC)
```

This command computes the AC sensitivities of nodes `1`, `n2`, and `7` to all available device and model parameters.

Note: This can result in a lot of information.

Sensitivity analysis for binned model in subckt

To support sensitivity analysis for binned model defined in `subckt`, use the option `sensbinparam`.

sensbinparam=no: default; feature disabled.

sensbinparam=uncorrelated: uncorrelated method.

sensbinparam=correlated: fully-correlated method.

Example:

```
model nch bsim3v3
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
{
1: type=n vth0=0.59 lmin=3.5e-7 lmax=8.0e-7 wmin=4.0e-7 wmax=8.0e-7
xl=8.66e-8
xw=-2.1e-8
2: type=n vth0=0.51 +lmin=8.0e-7 lmax=1.2e-6 wmin=4.0e-7 wmax=8.0e-7
xl=8.66e-8
xw=-2.1e-8
}
```

both bins are used by different instances in the netlist. Inside spectre, the model bin name will be *nch_1* and *nch_2*.

Assuming you want the sensitivity of *out* (output signal) vs *vth0* in the model group, the two methods produce results in the following manner:

Uncorrelated

Considering *nch_1* and *nch_2* are two totally independent uncorrelated models, Spectre treats *nch_1* and *nch_2* as two separated models.

Spectre perturbs *nch_1:vth0*, *nch_2:vth0* parameter values separately.

The sensitivity report will have

```
out vs nch_1:vth0
```

```
out vs nch_2:vth0
```

Correlated

Considering *nch_1* and *nch_2* are 100% correlated, Spectre perturbs *nch_1:vth0* and *nch_2:vth0* simultaneously, the sensitivity report will just have one *out vs nch:vth0*.

Fourier Analysis

The ratiometric Fourier analyzer measures the Fourier coefficients of two different signals at a specified fundamental frequency without loading the circuit. The algorithm used is based on the Fourier integral rather than the discrete Fourier transform and therefore is not subject to aliasing. Even on broad-band signals, it computes a small number of Fourier coefficients accurately and efficiently. Therefore, this Fourier analyzer is suitable on clocked sinusoids generated by sigma-delta converters, pulse-width modulators, digital-to-analog converters, sample-and-holds, and switched-capacitor filters as well as on the traditional low-distortion sinusoids produced by amplifiers or filters.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The analyzer is active only during a transient analysis. For each signal, the analyzer prints the magnitude and phase of the harmonics along with the total harmonic distortion at the end of the transient analysis. The total harmonic distortion is found by summing the power in all of the computed harmonics except DC and the fundamental. Consequently, the distortion is not accurate if you request an insufficient number of harmonics. The Fourier analyzer also prints the ratio of the spectrum of the first signal to the fundamental of the second, so you can use the analyzer to compute large signal gains and immittances directly.

If you are concerned about accuracy, perform an additional Fourier transform on a pure sinusoid generated by an independent source. Because both transforms use the same time points, the relative errors measured with the known pure sinusoid are representative of the errors in the other transforms. In practice, this second Fourier transform is performed on the reference signal. To increase the accuracy of the Fourier transform, use the `points` parameter to increase the number of points. Tightening `reltol` and setting `errpreset=conservative` are two other measures to consider.

The accuracy of the magnitude and phase for each harmonic is independent of the number of harmonics computed. Thus, increasing the number of harmonics (while keeping `points` constant) does not change the magnitude and phase of the low order harmonics, but it does improve the accuracy of the total harmonic distortion computation. However, if you do not specify `points`, you can increase accuracy by requesting more harmonics, which creates more points.

The large number of points required for accurate results is not a result of aliasing. Many points are needed because a quadratic polynomial interpolates the waveform between the time points. If you use too few time points, the polynomials deviate slightly from the true waveform between time points and all of the computed Fourier coefficients are slightly in error. The algorithm that computes the Fourier integral does accept unevenly spaced time points, but because it uses quadratic interpolation, it is usually more accurate using time steps that are small and nearly evenly spaced.

This device is not supported within `altergroup`.

Instance Definition

```
Name [p] [n] [pr] [nr] ModelName parameter=value ...
Name [p] [n] [pr] [nr] fourier parameter=value ...
```

The signal between terminals `p` and `n` is the test or numerator signal. The signal between terminals `pr` and `nr` is the reference or denominator signal. Fourier analysis is performed on terminal currents by specifying the `term` or `refterm` parameters. If both `term` and `p` or `n` are specified, then the terminal current becomes the numerator and the node voltages become the denominator. By mixing voltages and currents, it is possible to compute large signal immittances.

Model Definition

```
model modelName fourier parameter=value ...
```

DC Match Analysis

The DCMATCH analysis performs DC device matching analysis for a given output. It computes the deviation in the DC operating point of the circuit due to processing or environmental variation in modeled devices. If `method=standard` is specified, a set of `dcmatch` parameters in the model cards are required for each supported device contributing to the deviation. The analysis applies device mismatch models to construct equivalent mismatch current sources to all the devices that are modeled. These current sources will have zero mean and some variance. The variance of the current sources are computed according to device match models. It then computes the 3-sigma variance of dc voltages or currents at user specified outputs due to the mismatch current sources. The simulation results displays the devices rank ordered by their contributions to the outputs.

In addition, for MOSFET devices, it displays threshold voltage mismatch, current factor mismatch, gate voltage mismatch, and drain current mismatch. For bipolar devices, it displays base-emitter junction voltage mismatch. For resistors, it displays resistor mismatches.

The analysis replaces multiple simulation runs by circuit designers for accuracy vs. size analysis. It automatically identifies the set of critical matched components during circuit design. For example, when there are matched pairs in the circuit, the contribution of two matched transistors will be equal in magnitude and opposite in sign. Typical usage are to simulate the output offset voltage of operational amplifiers, estimate the variation in bandgap voltages, and predict the accuracy of current steering DACs.

For `method=standard`, DCMATCH analysis is available for BSIM3V3, BSIM4, BSIMSOI, EKV, PSP102, PSP103, BJT, VBIC, BHT, RESISTOR, PHY_RES, R3, and resistor-type `bsource`. If `method=statistics` is specified, a statistics block is required to list the parameters that are considered as randomly varying. By default, all statistics parameters found in the statistics block are considered in the computation, unless option `variations` is specified. In this case, device matching models are not used and `dcmatch` model parameters are not required.

Model Definition

```
name [pnode nnode] dcmatch parameter=value ...
```

Examples of the `dcmatch` command

The following example investigates the 3-sigma dc variation at the output of the current flowing through the device `vd`, which is a voltage source in the circuit netlist. `dcm1` is the name of the analysis, `dcmatch` is a keyword indicating the dc mismatch analysis, and the parameter settings `oprobe=vd` and `porti=1` specify that the output current is measured at the first port of `vd`. Device mismatch contributions less than 0.1% of the maximum contribution of all mismatch devices to the output are not reported, as specified by the parameter `meth`. The mismatch (that is the equivalent mismatch current sources in parallel to all the devices that use model `n1`) is modeled by the model parameters `mvtw1`, `mvtw12`, `mvt0`, `mbew1`, and `mbe0`.

```
dcm1 dcmatch meth=1e-3 oprobe=vd porti=1
model n1 bsim3v3 type=n ...
+ mvtw1=6.15e-9 mvtw12=2.5e-12 mvt0=0.0 mbew1=16.5e-9 mbe0=0.0
```

The output of the analysis is displayed on the screen/logfile:

```
DC Device Matching Analysis 'mismatch1' at vd
Local Variation = 3-sigma random device variation
```

sigmaOut	sigmaVth	sigmaBeta	sigmaVg	sigmaIds	
-13.8 uA	2.21 mV	357 m%	2.26 mV	1.71 %	mp6
-6.99 uA	1.63 mV	269 m%	1.68 mV	1.08 %	m01
-2.71 uA	1.11 mV	187 m%	1.16 mV	648 m%	m02
-999 nA	769 uV	131 m%	807 uV	428 m%	m04x4_4
-999 nA	769 uV	131 m%	807 uV	428 m%	m04x4_3
-999 nA	769 uV	131 m%	807 uV	428 m%	m04x4_2
-999 nA	769 uV	131 m%	807 uV	428 m%	m04x4_1
-999 nA	769 uV	131 m%	807 uV	428 m%	m04
-718 nA	1.09 mV	185 m%	1.15 mV	599 m%	m40x04
-520 nA	1.55 mV	263 m%	1.63 mV	835 m%	m20x04
-378 nA	2.21 mV	376 m%	2.34 mV	1.16 %	m10x04
-363 nA	539 uV	92 m%	567 uV	293 m%	m08
-131 nA	379 uV	64.9 m%	400 uV	203 m%	m16
-46.7 nA	267 uV	45.9 m%	283 uV	142 m%	m32

```
vd =-3.477 mA +/- 15.91 uA (3-sigma variation)
```

This says that the 3-sigma variation at `i(vd)` due to the mismatch models is `-3.477 mA ±15.91 μA`. The `-3.477 mA` is the dc operating value of `i(vdd)`, and `15.91 μA` is the 3-sigma variation due to the device mismatches. The device `mp6` contributes the most to the output variation at `-13.8 μA` followed by `m01` which contributes `-6.99 μA`. The equivalent 3-sigma `Vth` variation of `mp6` is `2.21 mV`. The relative 3-sigma beta (current factor) variation of `mp6` is `0.357%`. The equivalent 3-sigma gate voltage variation is `2.26 mV`. The relative 3-sigma `Ids` variation of `mp6` is `1.71%`.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The output can also be written in psf, and you can view the table using Analog Design Environment.

The following statement investigates the 3-sigma dc variation on output $v(n1, n2)$. The result of the analysis is printed in a psf file and the cpu statistics of the analysis are generated.

```
dcmm2 n1 n2 dcmatch mth=1e-3 where=rawfile
```

In the following example, the output is the voltage drop across the 1st port of r3.

```
dcmm3 dcmatch mth=1e-3 oprobe=r3 portv=1
```

For the following statement, the output of the analysis is printed to a file `circuitName.info.what`.

```
dcmm4 n3 0 dcmatch mth=1e-3 where=file file="%C:r.info.what"
```

You can use sweep parameters on the dcmatch analysis to perform sweeps of temperature, parameters, model/instance/subcircuit parameters etc.

In the following example, the device parameter w of the device `x1.mp2` is swept from $15\mu\text{m}$ to $20\mu\text{m}$ at each increment of $1\mu\text{m}$.

```
dcmm6 n3 0 dcmatch mth=0.01 dev=x1.mp2 param=w  
+ start=15e-6 stop=20e-6 step=1e-6 where=rawfile
```

In the following example, a set of analyses is performed on output $v(n3,0)$ by sweeping the device parameter w of the device `mp6` from $80\mu\text{m}$ to $90\mu\text{m}$ at each increment of $2\mu\text{m}$.

```
sweep1 sweep dev=mp6 param=w start=80e-6 stop=90e-6 step=2e-6 {  
dcmm5 n3 0 dcmatch mth=1e-3 where=rawfile  
}
```

In the following example, temperature is swept from 25°C to 100°C at increment of 25°C .

```
dcmm7 n3 0 dcmatch mth=0.01 param=temp  
+ start=25 stop=100 step=25
```

For more information on the dcmatch parameters, see the *Spectre Circuit Simulator Reference*.

If you run the dcmatch analysis in Analog Design Environment, you can access the output through the Results menu and create a table of mismatch contributors.

DC Match Theory

Statistical variation of drain current in a MOSFET is modeled by

$$I_{ds} = I_{ds_o} + \Delta I_{ds}$$

where

I_{ds} is the total drain to source,

I_{ds_o} is the nominal current, and

ΔI_{ds} is the variation in drain to source current due to local device variation.

If V_{out} is the output signal of interest, then the variance of V_{out} due to the i^{th} MOSFET is approximated by

$$\sigma^2(V_{out})_i = \left(\frac{\partial}{\partial \Delta I_{ds_i}} V_{out} \right)^2 \bigg|_{I_{ds_o}} \sigma^2(\Delta I_{ds_i})$$

The term

$$\frac{\partial}{\partial \Delta I_{ds_i}} V_{out}$$

in the equation above is the sensitivity of the output to the drain to source current and can be efficiently obtained by the dcmatch analysis.

Mismatch Models

The term $\sigma^2(\Delta I_{ds_i})$ is the variance of the mismatch current in MOSFET transistors. The mismatch in the current is assumed to be due to a mismatch in the threshold voltage (V_{th}) and the mismatch in the width to length ratio (β). When `version=0/2`, it is approximated as:

$$\frac{\sigma^2(\Delta I_{ds})}{(I_{ds_o})^2} = \frac{g_{m_o}^2}{(I_{ds_o})^2} \sigma^2(\Delta V_{th}) + \frac{\sigma^2(\Delta \beta)}{\beta_o^2}$$

where

$$g_{m_o} = \frac{\partial I_{ds}}{\partial V_{th}} \bigg|_{I_{ds_o}}$$

$$\sigma^2(\Delta V_{th}) = \frac{mvtwl^2}{WL} + \frac{mvtwl2^2}{WL^2} + mvt0^2$$

$$\frac{\sigma^2(\Delta \beta)}{(\beta_o)^2} = \frac{mbewl^2}{WL} + mbe0^2$$

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Note that gm_o is computed at the DC bias solution from the device model equations, the values a, b, c, d and e are the mismatch parameters while W and L are device parameters.

$$\sigma^2 \Delta V_g = \frac{\sigma^2(\Delta I_{ds})}{gm_o^2}$$

There are several parameters that affect the mismatch model.

- `mismatchmod` specifies the equations to be used for the mismatch model
- `mismatchdist` is the mismatch distance
- `mismatchvec1` specifies the mismatch V_{th} width and length parameters
- `mismatchvec2` specifies the mismatch Beta width and length parameters
- `mismatchvec3` specifies the mismatch V_{th} distance parameter
- `mismatchvec4` is the mismatch Beta distance parameter

When `mismatchmod=0`, the default mismatch equations are used.

$$\sigma^2(\Delta V_{th}) = \frac{mvtwl^2}{WL} + \frac{mvtwl^2}{WL^2} + mvt0^2$$

$$\frac{\sigma^2(\Delta \beta)}{(\beta_0)^2} = \frac{mbewl^2}{WL} + mbe0^2$$

When `mismatchmod=1`, the unified mismatch equations are used.

$$\sigma^2(\Delta V_{th}) = \frac{A_1}{W^{B_1} L^{C_1}} + \frac{A_2}{W^{B_2} L^{C_2}} + A_3$$

$$\frac{\sigma^2(\Delta \beta)}{(\beta_0)^2} = \frac{X_1}{W^{Y_1} L^{Z_1}} + \frac{X_2}{W^{Y_2} L^{Z_2}} + X_3$$

`mismatchvec1= [A1, B1, C1, A2, B2, C2, A3]`

`mismatchvec2 =[X1, Y1, Z1, X2, Y2, Z2, X3]`

When `mismatchmod=2`, the Pelgrow's Law mismatch equations are used.

$$\sigma(\Delta V_{th}) = \frac{A}{\sqrt{WL}} + B$$

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

$$\frac{\sigma(\Delta\beta)}{\beta_0} = \frac{X}{\sqrt{WL}} + Y$$

mismatchvec1= [A, B]

mismatchvec2= [X, Y]

When mismatchmod=3, the universal mismatch equations are used.

$$\sigma^2(\Delta V_{th}) = \sum_{i=0}^n \frac{A_i}{W^{B_i} L^{C_i}} + \sum_{j=0}^r E_j D^{F_j}$$

$$\frac{\sigma^2(\Delta\beta)}{\beta_0^2} = \sum_{i=0}^m \frac{X_i}{W^{Y_i} L^{Z_i}} + \sum_{j=0}^s G_j D^{H_j}$$

mismatchvec1= [N, A1, B1, C1, ..., An, Bn, Cn]

mismatchvec2= [M, X1, Y1, Z1, ..., Xm, Ym, Zm]

mismatchvec3= [R, E1, F1, ..., Er, Fr]

mismatchvec4= [S, G1, H1, ..., Gs, Hs]

The bipolar $\sigma^2(\Delta I_c)$ and the resistor $\sigma^2(\Delta I_r)$ are computed for each device provided that the device size, bias point, and mismatch parameters are known.

$$\frac{\sigma^2(\Delta I_r)}{I_r^2} = mr + \frac{mrl}{L^{mrlp}} + \frac{mrw}{W^{mrwp}} + \frac{mrlw1}{(LW)^{mrlw1p}} + \frac{mrlw2}{(LW)^{mrlw2p}}$$

$$\frac{\sigma^2(\Delta I_c)}{(I_{c0})^2} = \frac{(gm_0)^2}{(I_{c0})^2} \cdot (mvt0)^2$$

where gm_0 is $\frac{\partial}{\partial V_{BE}} I_c$, I_{c0} is the nominal collector current, and $\Delta V_{be} = mvt0 / \sqrt{2}$.

Modified MOSFET Mismatch Models

When version=1/3, the following DC mismatch model is used for BSIM models:

$$\frac{\sigma^2(\Delta I_{ds})}{(I_{ds0})^2} = \frac{\left(\frac{\partial}{\partial V_{th0}} I_{ds}\right)^2}{(I_{ds0})^2} \sigma^2(\Delta V_{th}) + \left(\frac{u_0}{I_{ds0}}\right)^2 \left(\frac{\partial}{\partial u_0} I_{ds}\right)^2 \frac{\sigma^2(\Delta u_0)}{u_0^2}$$

where *vth0* and *u0* are BSIM model parameters.

New Method to Perform DC Match Analysis

The existing DC Match analysis simulates the statistical mismatch based on device mismatch models and only supports resistor, BJT, and MOSFET devices.

Starting with the MMSIM 12.1.1 release, a new parameter `method` with possible values of `standard` and `statistics` has been added in `dcmatch` analysis. When `method` is set to `statistics`, Spectre computes the statistical variation by:

1. Computing the sensitivity of the output signal to any parameters.
2. Considering the statistical definitions and computing the `sigmaOut` as results.

The syntax for the new `method` is as follows:

```
analysis_name [ (output_node_name) ] dcmatch method=statistics | standard ...
```

The DC Match analysis prints the sensitivity and sigma output for each statistics parameter, and then prints the one sigma variation for output node `OUT`.

```
*****
DC Device Matching Analysis `dcm' at V(OUT,0)
*****

DC simulation time: CPU = 1 ms, elapsed = 998.974 us.

SigmaOut      Sensitivity      DesignParameter      Contribution
16.52 uV      1.168e-05      n_p1_sigma
9.866 uV      6.97615e-06    n_p2_sigma
6.776 uV      4.79167e-06    p_p1_sigma
858.6 nV      -6.07093e-07    p_p2_sigma
```

There are four parameters that contribute zero (or below thresh `mtH`) sensitivity to the output.

```
V(OUT,0) = 1.649 V +/- 20.42 uV (1-sigma total variation)
```

ACMatch Analysis

ACMatch analysis linearizes the circuit about the DC operating point and computes the variations of AC responses due to statistical parameters defined in statistics blocks. Only mismatch parameters are considered. The analysis skips the process parameters.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

ACMatch takes each parameter defined in the statistics blocks and applies variation one at a time to compute the sensitivity of the output signal with respect to the statistical parameter. Based on the sensitivities computed by this procedure, the total variation of the output is computed by adding the variation contributions from each statistical parameter, assuming that the parameters are mutually independent.

The output result is sorted based on the real part of the output sigma of each parameter (or instance).

You can specify two or less than two nodes with the ACMatch analysis. If you specify one node, the analysis outputs the AC response on that node. If you specify two nodes, the analysis outputs the difference in AC response between the two nodes.

Model Definition

```
name node1 [node2] acmatch parameter=value...
```

Examples of ACMatch Analysis

```
acmm OUTP acmatch start=1k stop=100G dec=1 where=rawfile groupby=inst
```

The following statement investigates the 1-sigma ac variation on output $v(\text{OUTP})$. The sweep points have been specified at 1k and 100G and the total sigma of each contributor is grouped by instance name. The results are saved in a psf file.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Following is the output generated by the ACMatch analysis:

Real	Imag	Real	Imag	Mag	Phase	Mag	Phase	Contributor	➡ Header	
1-Sigma	1-Sigma	Variance(%)	Variance(%)	1-Sigma	1-Sigma	Variance(%)	Variance(%)			
frequency = 1 kHz										
7.55 V	6.64 mV	56.3	41.8	7.55 V	5.71 u	56.3	12.2	IO.M8		
3.8 V	899 uV	14.3	765 m	3.8 V	6.4 u	14.3	15.3	IO.M6		
3.71 V	7.55 mV	13.6	54	3.71 V	12.2 u	13.6	55.4	IO.M7		
2.69 V	608 uV	7.14	350 m	2.69 V	4.47 u	7.14	7.48	IO.M9		
2.64 V	599 uV	6.91	339 m	2.64 V	4.4 u	6.91	7.24	IO.M10	➡ Contribution of each mismatch parameter	
1.1 V	1.06 mV	1.2	1.06	1.1 V	1.05 u	1.2	416 m	IO.M5		
496 mV	964 uV	244 m	880 m	496 mV	1.54 u	244 m	884 m	IO.M3		
445 mV	877 uV	196 m	728 m	445 mV	1.44 u	196 m	772 m	IO.M4		
186 mV	342 uV	34.3 m	111 m	186 mV	758 n	34.3 m	215 m	IO.M2		
Real	Imag	Mag	Phase							
457 V	-245 mV	457 V	-30.6 m	(ac solution)						➡ Total contribution @frequency
10.1 V	10.3 mV	10.1 V	936 u	(1-sigma total)						
2.2 %	4.2 %	2.2 %	3.06 %	(coefficient of variation)						
frequency = 10 kHz										
7.55 V	66.5 mV	56.3	41.8	7.55 V	57.1 u	56.3	12.2	IO.M8		
3.8 V	8.99 mV	14.3	764 m	3.8 V	64 u	14.3	15.3	IO.M6		
3.71 V	75.5 mV	13.6	54	3.71 V	122 u	13.6	55.4	IO.M7		
2.69 V	6.08 mV	7.14	350 m	2.69 V	44.7 u	7.14	7.47	IO.M9		
2.64 V	5.98 mV	6.91	339 m	2.64 V	44 u	6.91	7.24	IO.M10	➡ Next frequency	
1.1 V	10.6 mV	1.2	1.06	1.1 V	10.5 u	1.2	416 m	IO.M5		
496 mV	9.64 mV	244 m	880 m	496 mV	15.4 u	244 m	884 m	IO.M3		
445 mV	8.77 mV	196 m	727 m	445 mV	14.4 u	196 m	772 m	IO.M4		
186 mV	3.42 mV	34.3 m	111 m	186 mV	7.58 u	34.3 m	215 m	IO.M2		
Real	Imag	Mag	Phase							
457 V	-2.45 V	457 V	-306 m	(ac solution)						
10.1 V	103 mV	10.1 V	9.36 m	(1-sigma total)						
2.2 %	4.2 %	2.2 %	3.06 %	(coefficient of variation)						

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Following is the output generated by ACMatch analysis, grouped by parameter names:

Real 1-Sigma	Imag 1-Sigma	Real Variance(%)	Imag Variance(%)	Mag 1-Sigma	Phase 1-Sigma	Mag Variance(%)	Phase Variance(%)	Parameter Name
frequency = 1 kHz								
7.37 V	6.49 mV	53.8	39.9	7.37 V	5.57 u	53.8	11.6	IO.M8:m_dvthn
3.71 V	878 uV	13.6	729 m	3.71 V	6.25 u	13.6	14.6	IO.M6:m_dvthn
3.63 V	7.38 mV	13	51.5	3.63 V	11.9 u	13	52.9	IO.M7:m_dvthn
2.3 V	521 uV	5.23	257 m	2.3 V	3.83 u	5.23	5.48	IO.M9:m_dvthp
2.27 V	513 uV	5.08	249 m	2.27 V	3.77 u	5.08	5.32	IO.M10:m_dvth
1.61 V	1.42 mV	2.58	1.91	1.61 V	1.22 u	2.58	559 m	IO.M8:m_u0n
1.39 V	314 uV	1.9	93.4 m	1.39 V	2.31 u	1.9	1.99	IO.M9:m_u0p
1.36 V	308 uV	1.83	89.7 m	1.36 V	2.26 u	1.83	1.92	IO.M10:m_u0p
898 mV	939 uV	799 m	834 m	898 mV	1 u	799 m	376 m	IO.M5:m_dvthp
813 mV	194 uV	654 m	35.7 m	813 mV	1.37 u	654 m	708 m	IO.M6:m_u0n
793 mV	1.62 mV	622 m	2.47	793 mV	2.6 u	622 m	2.54	IO.M7:m_u0n
639 mV	491 uV	404 m	228 m	639 mV	3.26 u	404 m	39.9 m	IO.M5:m_u0p
461 mV	833 uV	210 m	656 m	461 mV	1.28 u	210 m	615 m	IO.M3:m_dvthp
445 mV	819 uV	196 m	635 m	445 mV	1.27 u	196 m	605 m	IO.M4:m_dvthp
184 mV	486 uV	33.5 m	223 m	184 mV	847 n	33.5 m	269 m	IO.M3:m_u0p
124 mV	231 uV	15.2 m	58.7 m	124 mV	651 n	15.2 m	159 m	IO.M2:m_u0n
13 mV	312 uV	167 u	92.2 m	13 mV	667 n	167 u	167 m	IO.M4:m_u0p
Real	Imag	Mag	Phase					
-457 V	-245 mV	457 V	-38.6 m	(ac solution)				
10.1 V	10.1 mV	10.1 V	936 u	(1-sigma total)				
2.2 %	4.2 %	2.2 %	3.86 %	(coefficient of variation)				
frequency = 10 kHz								
7.37 V	64.9 mV	53.8	39.9	7.37 V	55.7 u	53.8	11.6	IO.M8:m_dvthn
3.71 V	8.77 mV	13.6	728 m	3.71 V	62.5 u	13.6	14.6	IO.M6:m_dvthn
3.63 V	73.8 mV	13	51.5	3.63 V	119 u	13	52.9	IO.M7:m_dvthn
2.3 V	5.2 mV	5.23	256 m	2.3 V	38.3 u	5.23	5.48	IO.M9:m_dvthp
2.27 V	5.13 mV	5.08	249 m	2.27 V	37.7 u	5.08	5.32	IO.M10:m_dvth
1.61 V	14.2 mV	2.58	1.91	1.61 V	12.2 u	2.58	559 m	IO.M8:m_u0n
1.39 V	3.14 mV	1.9	93.3 m	1.39 V	23.1 u	1.9	1.99	IO.M9:m_u0p
1.36 V	3.08 mV	1.83	89.6 m	1.36 V	22.6 u	1.83	1.91	IO.M10:m_u0p
898 mV	9.39 mV	799 m	834 m	898 mV	10 u	799 m	376 m	IO.M5:m_dvthp
813 mV	1.94 mV	654 m	35.6 m	813 mV	13.7 u	654 m	708 m	IO.M6:m_u0n
793 mV	16.2 mV	622 m	2.47	793 mV	26 u	622 m	2.54	IO.M7:m_u0n
639 mV	4.91 mV	404 m	228 m	639 mV	3.26 u	404 m	39.9 m	IO.M5:m_u0p
461 mV	8.33 mV	210 m	656 m	461 mV	12.8 u	210 m	615 m	IO.M3:m_dvthp
445 mV	8.19 mV	196 m	635 m	445 mV	12.7 u	196 m	605 m	IO.M4:m_dvthp
184 mV	4.86 mV	33.4 m	223 m	184 mV	8.47 u	33.4 m	269 m	IO.M3:m_u0p

Stability Analysis

The loop-based and device-based algorithms are available in the Spectre circuit simulator for small-signal stability analysis. Both are based on the calculation of Bode's return ratio. The analysis output are loop gain waveform, gain margin, and phase margin.

Model Definition

```
name stb parameter=value ...
```

Examples of the stb command

```
stbloop stb start=1.0 stop=1e12 dec=10 probe=Iprobe
stbdev stb start=1.0 stop=1e12 dec=10 probe=mos1
```

The analysis parameters are similar to the small-signal ac analysis except for the `probe` parameter, which must be specified to perform stability analysis. When the `probe` parameter

points to a current probe or voltage source instance, the loop based algorithm will be invoked; when it points to a supported active device instance, the device based algorithm will be invoked.

The gain margin and phase margin are automatically determined from the loop gain waveform by detecting zero-crossing in the gain plot and phase plot. If margins cannot be determined for a particular stability analysis, a log file displays the corresponding reason.

Loop-Based Algorithm

The loop-based algorithm is based on considering the feedback loop as a lumped model with normal and reverse loop transmission. It calculates the true loop gain, which consists of normal loop gain and reverse loop gain. Stability analysis approaches for low-frequency applications assume that signal flows unilaterally through the feedback loop, and they use the normal loop gain to assess the stability of the design. However, the true loop gain provides more accurate stability information for applications involving significant reverse transmission.

You can place a probe component (current probe or zero-DC-valued voltage source) on the feedback loop to identify the loop of interest. The probe component does not change any of the circuit characteristics, and there is no special requirement on the polarity configuration of the probe component.

The loop-based algorithm provides accurate stability information for single-loop circuits and multi-loop circuits in which a probe component can be placed on a critical wire to break all loops. For a multi-loop circuit in which such a wire may not be available, the loop based algorithm can be performed only on individual feedback loops to ensure they are stable. Although the stability of all feedback loops is only a necessary condition for the whole circuit to be stable, the multi-loop circuit tends to be stable if all individual loops are associated with reasonable stability margins.


Stability Analysis of Differential Circuit with Loop-based Algorithm

For the multi-loop circuits, such as differential feedback circuit, a differential stability probe (`diffstbprobe`) should be inserted to perform the stability analysis by breaking all the feedback loops.

Note: It is recommended to use `diffstbprobe` instead of `cmdmprobe` for multi-loop circuits.

In ADE schematic, you can select the differential probe named as `diffstbprobe` in `analogLib`, see Figure 7-1.


Figure 7-1 Differential stb probe in analogLib



With that component of diffstbprobe, there are four nodes defined as
Istbprobe (IN1 IN2 OUT1 OUT2) diffstbprobe

Figure 7-2 shows how to connect the probe to the differential circuit.

Figure 7-2 Differential feedback circuit



Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Example of differential mode:

```
stbloop stb start=1 stop=10G probe= Istbprobe.IPRB_DM
```

The analysis parameter of probe has to specify as IPRB_DM of a probe instance for differential circuit.

Device Based Algorithm

The device-based algorithm produces accurate stability information for circuits in which a critical active device can be identified such that nulling the dominant gain source of this device renders the whole network to be passive. Examples are multistage amplifier, single-transistor circuit, and S-parameter characterized microwave component.

This algorithm is often applied to assess the stability of circuit design in which local feedback loops cannot be neglected; the loop-based algorithm cannot be performed for these applications because the local feedback loops are inside the devices and are not accessible from the schematic level or netlist level to insert the probe component.

The supported active device and its dominant gain source are summarized in the table below.

Component	Dominant Controlled Source	Description
b3soipd	gm	Common-source transconductance
bjt	gm	Common-emitter transconductance
bsim1,2,3,3v3	gm	Common-source transconductance
btasoi	gm	Common-source transconductance
cccs	gain	Current gain
ccvs	rm	Transresistance
ekv	gm	Common-source transconductance
gaas	gm	Common-source transconductance
hbt	dlce_dvbe	Intrinsic dlce/dVbe
hvmos	gm	Common-source transconductance
jfet	gm	Common-source transconductance
mos0,1,2,3	gm	Common-source transconductance
tom2	gm	Common-source transconductance
vbic	dlc_dvbe	Intrinsic dlc/dVbe
vccs	gm	Transconductance

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Component	Dominant Controlled Source	Description
vcvs	gain	Voltage gain

In general, the stability information produced by the device-based algorithm can be used to assess the stability of that particular device. Most often, a feedback network consists of a global feedback loop and numerous nested local loops around individual transistors. The loop-based algorithm can determine the stability of the whole network as long as all nested loops are stable, while the device-based algorithm can be used to ensure all local loops are stable.

For more information on the stability analysis parameters, see the *Spectre Circuit Simulator Reference*.

Advanced Analyses (sweep and montecarlo)

There are two advanced analyses: `sweep` and `montecarlo`.

Sweep Analysis

The `sweep` analysis sweeps a parameter processing a list of analyses (or multiple analyses) for each value of the parameter.

The sweeps can be linear or logarithmic. Swept parameters return to their original values after the analysis. However, certain other analyses also allow you to sweep a parameter while performing that analysis. For more details, check `spectre -h` for each of the following analyses. The following table shows you which parameters you can sweep with different analyses.

	Time	TEMP	FREQ	A component instance parameter	A component model parameter	A netlist parameter
DC analysis (<code>dc</code>)		•		•	•	•
AC analysis (<code>ac</code>)		•	•	•	•	•
Noise analysis (<code>noise</code>)		•	•	•	•	•
S-parameter analysis (<code>sp</code>)		•	•	•	•	•

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

	Time	TEMP	FREQ	A component instance parameter	A component model parameter	A netlist parameter
Transfer function analysis (<i>xf</i>)		•	•	•	•	•
Transient analysis (<i>tran</i>)	•					
Time-domain reflectometer analysis (<i>tdr</i>)	•					
Periodic steady state analysis (<i>pss</i>)	•					
Periodic AC analysis (<i>pac</i>)			•			
Periodic transfer function analysis (<i>pxf</i>)			•			
Periodic noise analysis (<i>pnoise</i>)			•			
Envelope-following analysis (<i>envlp</i>)	•					
Sweep analysis (<i>sweep</i>)		•		•	•	•
DC Match Analysis (<i>dcmatch</i>)		•		•	•	•
Stability Analysis (<i>stb</i>)		•	•	•	•	•

Note: To generate transfer curves with the DC analysis, specify a parameter and a sweep range. If you specify the `oppoint` parameter for a DC analysis, the Spectre simulator computes the linearized model for each nonlinear component. If you specify both a DC sweep and an operating point, the operating point information is generated for the last point in the sweep.

Setting Up Parameter Sweeps

To specify a parameter sweep, you must identify the component or circuit parameter you want to sweep and the sweep limits in an analysis statement. A parameter you sweep can be circuit temperature, a device instance parameter, a device model parameter, a netlist parameter, or a subcircuit parameter for a particular subcircuit instance.

Within the `sweep` analysis only, you specify child analyses statements. These statements must be bound with braces. The opening brace is required at the end of the line defining the sweep.

Specifying the Parameter You Want to Sweep

You specify the components and parameters you want to sweep with the following parameters:

Parameter	Description
<code>dev</code>	The name of an instance whose parameter value you want to sweep
<code>sub</code>	The name of the subcircuit instance whose parameter value you want to sweep
<code>mod</code>	The name of a model whose parameter value you want to sweep
<code>param</code>	The name of the component parameter you want to sweep
<code>freq</code>	For analyses that normally sweep frequency (small-signal analyses such as <code>ac</code>), if you sweep some parameter other than frequency, you must still specify a fixed frequency value for that analysis using the <code>freq</code> parameter
<code>paramset</code>	For the <code>sweep</code> analysis only; allows sweeping of multiple parameters defined by the <code>paramset</code> statement

For all analyses that support sweeping, to sweep the circuit temperature, use `param=temp` with no `dev`, `mod`, or `sub` parameter. You can sweep a top-level netlist parameter by giving the parameter name with no `dev`, `mod`, or `sub` parameter. You can sweep a subcircuit parameter for a particular subcircuit instance by specifying the subcircuit instance name with the `sub` parameter and the subcircuit parameter name with the `param` parameter. You can do the same thing for a particular device instance by using `dev` for the device instance name or for a particular model by using `mod` for the device model name.

Note: If frequency is a sweep option for an analysis, the Spectre simulator sweeps frequency if you leave `dev`, `mod`, and `param` unspecified. That is, frequency is the default swept parameter for that analysis.

Specifying Parameter Sets You Want to Sweep

For the `sweep` analysis only, the `paramset` statement allows you to specify a list of parameters and their values. This can be referred by a `sweep` analysis to sweep the set of parameters over the values specified. For each iteration of the sweep, the netlist parameters are set to the values specified by a row. The values have to be numbers, and the parameters' names have to be defined in the input file (netlist) before they are used. The `paramset` statement is allowed only in the top level of the input file.

The following is the syntax for the `paramset` statement:

```
Name paramset {  
    list of netlist parameters  
    list of values foreach netlist parameter  
    list of values foreach netlist parameter ...  
}
```

Here is an example of the `paramset` statement:

```
parameters p1=1 p2=2 p3=3  
data paramset {  
    p1 p2 p3  
    5 5 5  
    4 3 2  
}
```

Combining the `paramset` statement with the `sweep` analysis allows you to sweep multiple parameters simultaneously, for example, power supply voltage and temperature.

Setting Sweep Limits

For all analyses that support sweeping, you specify the sweep limits with the parameters in the following table:

Parameter	Value	Comments
<code>start</code>	Start of sweep value (Default=0)	<code>start</code> and <code>stop</code> are used together to specify sweep limits.
<code>stop</code>	End of sweep value	
<code>center</code>	Center value of sweep	<code>center</code> and <code>span</code> are used together to specify sweep limits.
<code>span</code>	Span of sweep (Default=0)	
<code>step</code>	Step size for linear sweeps	<code>step</code> and <code>lin</code> are used to specify linear sweeps.
<code>lin</code>	Number of steps for linear sweeps (Default is 50)	

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Parameter	Value	Comments
dec	Number of points per decade for log sweeps	dec and log are used to specify logarithmic sweeps.
log	Number of steps for logarithmic sweeps (default is 50)	
values	Array of sweep values	values specifies each sweep value with a vector of values.

If you do not specify the step size, the sweep is linear when the ratio of the stop to the start values is less than 10 and logarithmic when this ratio is 10 or greater. If you specify sweep limits and a values array, the points for both are merged and sorted.

Examples of Parameter Sweep Requests

This `sweep` statement uses braces to bound the child analyses statements.

```
swp sweep param=temp values=[-50 0 50 100 125] {  
  oppoint dc oppoint=logfile  
}
```

This statement specifies a linear sweep of frequencies from 0 to 0.3 MHz with 100 steps.

```
Sparams sp stop=0.3MHz lin=100
```

The previous statement could be written like this and achieve the same result.

```
Sparams sp center=0.15MHz span=0.3MHz lin=100
```

This statement specifies a logarithmic sweep of frequencies from 1 kHz through 1 GHz with 10 steps per decade.

```
cmLoopGain ac start=1k stop=1G dec=10
```

This statement is identical to the previous one except that the number of steps is set to 55.

```
cmLoopGain ac start=1k stop=1G log=55
```

This statement specifies a linear sweep of temperatures from 0 to 50 degrees in 1-degree steps. The frequency for the analysis is 1 kHz.

```
XferVsTemp xf start=0 stop=50 step=1 probe=Rload param=temp freq=1kHz
```

This statement uses a vector to specify sweep values for device `Vcc`. The values specified for the sweep are 0, 2, 6, 7, 8 and 10.

```
SwpVccDC dc dev=Vcc values=[0 2 6 7 8 10]
```

Distributed Sweep

You can use the `distribute` option with the sweep statement to distribute a sweep analysis to further speed up the run time for sweep analysis by using more computer cores across multiple computers. You can use the `distribute` option with possible values of `fork`, `rsh`, `ssh`, `lsf`, and `sge` to specify the method to be used to launch the child processes. In addition, you can use the `numprocesses` option to specify the number of child processes to be launched for each job.

In distributed sweep analysis, the master process splits the job into the number of tasks specified using the `numprocesses` option. Each subtask is simulated into its own child subprocess. Once a child process is completed, the results are returned and the master process merges the results including the raw files.

For `rsh` and `ssh` methods, you also need to specify the list of hosts to be used for the subprocesses using the `+hosts` command-line option.

For LSF and SGE methods, you need to use the `bsub` and `qsub` options respectively, to submit the job requests.

If any of the child process fails and you still want to have a scalar file by combining the distributed sweep results, you can set the following environment variable:

```
setenv CDS_MMSIM_DISTRIBUTED_SWEEP_MERGE_RESULTS_ONLY
```

If a sweep analysis is defined in the netlist and the `+mp <numprocesses>` command-line option is used, Spectre automatically detects the farm environment (LSF, SGE, RTDA, or Network Computer) and distributes the sweep analysis to the specified number of child processes. If a farm environment is not detected, Spectre uses the `fork` option to distribute a sweep analysis by creating multiple jobs on a single system.

Monte Carlo Analysis

The `montecarlo` analysis is a swept analysis with associated child analyses similar to the sweep analysis (see `spectre -h sweep`). The Monte Carlo analysis refers to “statistics blocks” where statistical distributions and correlations of netlist parameters are specified. (Detailed information on statistics blocks is given in [Specifying Parameter Distributions Using Statistics Blocks](#) on page 246.) For each iteration of the Monte Carlo analysis, new pseudorandom values are generated for the specified netlist parameters (according to their specified distributions) and the list of child analyses are then executed.

The Cadence design environment Monte Carlo option allows for scalar measurements to be linked with the Monte Carlo analysis. Calculator expressions are specified that can be used to measure circuit output or performance values (such as the slew rate of an operational

amplifier). During a Monte Carlo analysis, these measurement statement results vary as the netlist parameters vary for each Monte Carlo iteration and are stored in a scalar data file for postprocessing. By varying netlist parameters and evaluating these measurement statements, the Monte Carlo analysis becomes a tool that allows you to examine and predict circuit performance variations that affect yield.

The statistics blocks allow you to specify batch-to-batch (process) and per- instance (mismatch) variations for netlist parameters. These statistically varying netlist parameters can be referenced by models or instances in the main netlist and can represent IC manufacturing process variation or component variations for board-level designs. The following description gives a simplified example of the Monte Carlo analysis flow:

```
perform nominal run if requested
if any errors in nominal run then stop
for each Monte Carlo iteration {
  if process variations specified then
    apply "process" variation to parameters
  if mismatch variations specified then
    for each subcircuit instance {
      apply "mismatch" variation to parameters
    }
  for each child analysis {
    run child analysis
    evaluate any export statements and
    store results in a scalar data file
  }
}
```

The following is the syntax for the Monte Carlo analysis:

```
Name montecarlo parameter=value ... {
  analysis statements ...
  export statements ...
}
```

The Monte Carlo analysis

- Refers to the statistics block(s) for how and which netlist parameters to vary
- Generates statistical variation (random numbers according to the specified distributions)
- Runs the specified child analyses (similar to the Spectre nested sweep analysis), where the child analyses are either
 - Multiple data-producing child analyses (such as DC or AC analyses)
 - A single sweep child analysis, which itself has child analyses
- Calculates the export quantities

Each Monte Carlo run processes `export` statements that implicitly refer to the result of the child analyses. These statements calculate scalar circuit output values for performance characteristics, such as slew rate.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- Organizes the export data appropriately

Scalar data, such as bandwidth or slew rate, is calculated from an `export` statement and saved to an ASCII file, which can be used later for plotting a histogram or scattergram.

- After the Monte Carlo analysis is complete, all parameters are returned to their original values.

Monte Carlo Analysis Parameters

You use the following parameters for Monte Carlo analysis.

Analysis Parameters

Parameter	Description
<code>numruns=100</code>	Number of Monte Carlo iterations to perform (not including nominal).
<code>firstrun=1</code>	Starting iteration number.
<code>variations=process</code>	Level of statistical variation to apply. Possible values are <code>process</code> , <code>mismatch</code> , or <code>all</code> .
<code>runpoints=[...]</code>	Specifies the iteration indices to be simulated. Two types of settings are accepted; integers and ranges. For example, <code>runpoints=[10 range(15, 18) 20]</code> is an acceptable setting. It specifies that simulation needs to be performed for the 10th, 15th, 16th, 17th, 18th, and 20th iterations.
<code>sampling=standard</code>	Method of statistical sampling to apply. Possible values are <code>standard</code> , <code>lhs</code> , <code>lds</code> , or <code>orthogonal</code> .
<code>numbins=0</code>	Number of bins for <code>lhs</code> (latin-hypercube) method. The number is checked against <code>numruns + firstrun - 1</code> , and <code>Max(numbins, numruns + firstrun - 1)</code> is used for the <code>lhs</code> .
<code>seed</code>	Optional starting seed for random number generator.
<code>scalarfile</code>	Output file that will contain output scalar data.
<code>paramfile</code>	Output file that will contain output scalar data labels.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Parameter	Description
<code>dut=[...]</code>	If set, then the specified subcircuit instance will have process and mismatch variations applied, the unspecified instance will only have process variations applied. All subcircuits instantiated under this instance will also have process and mismatch variations enabled. By default, mismatch variation is applied to all subcircuit instances in the design and process is applied globally. This parameter allows the testbench to change and not affect the variations seen by the actual design.
<code>ignore=[...]</code>	If set, no variation is applied to the specified subcircuit instance(s). All subcircuits instantiated under this instance will also have no variation enabled. By default, mismatch is applied to all subcircuit instances in the design and process is applied globally.
<code>dutparams=[...]</code>	If set, only the specified statistical parameters have process and mismatch variations applied.
<code>ignoreparams=[...]</code>	If set, the specified statistical parameters are excluded from applying process and mismatch variation.
<code>accuracyaware=summary</code>	<p>Specifies the mode of runtime monitoring and early termination of a Monte Carlo simulation. Possible values are:</p> <p><code>summary</code> - Prints the summary statistics in the Spectre log file only at the end of Monte Carlo simulation.</p> <p><code>iteration</code> - Prints the statistics of measurements in the Spectre log file after each step of the Monte Carlo analysis.</p> <p><code>autostop</code> - Terminates the simulation based on the criteria specified using the <code>minmaxpairs</code> and <code>smooththresh</code> options.</p> <p>When you specify <code>accuracyaware=autostop</code>, you must also specify the <code>minmaxpairs [x1_min x1_max....]</code> option, which defines pairs of values that correspond to <code>oceanEval</code> expression defined in the Monte Carlo statement.</p>

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Parameter	Description
<code>minmaxpairs [...]</code>	Pairs of values that are used to specify the <code>min</code> and <code>max</code> measurements defined in ocean expressions. The simulation is terminated when the current iteration generates a measurement that resides outside the region of <code>[min max]</code> . It is not necessary that the number of pairs is equal to the number of measurements. However, each pair must be aligned with the corresponding ocean measurement. Extra number of pairs are ignored when the simulation is terminated. This parameter is active only when the <code>accuracyaware</code> parameter is set to <code>autostop</code> .
<code>smooththresh=0.0</code>	Specifies the smoothness threshold of an ocean measurement. The average takes place within consecutive non-overlapping 200 iteration windows. The recommended value is 1e-4 for a reasonably converged signal average. This parameter is active only when the <code>accuracyaware</code> parameter is set to <code>autostop</code> .
<code>method=standard</code>	Method used to run the Monte Carlo analysis. Possible values are: <code>standard</code> : Runs the standard Monte Carlo analysis. <code>VADE</code> : Runs Monte Carlo analysis on a variation-aware design with varying device parameters.

Saving Process Parameters

Parameter	Description
<code>saveprocessparams</code>	Whether or not to save scalar data for statistically varying process parameters which are subject to process variation. Possible values are <code>no</code> or <code>yes</code> .
<code>processscalarfile</code>	Output file that will contain process parameter scalar data.
<code>processparamfile</code>	Output file that will contain process parameter scalar data labels.
<code>saveprocessvec=[...]</code>	Array of statistically varying process parameters (which are subject to process variation) to save as scalar data in <code>`processscalarfile'</code> .

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Parameter	Description
savemismatchparams=no	Whether or not to save scalar data for statistically varying mismatch parameters which are subject to mismatch variation. Possible values are no or yes. Possible values are no or yes.
mismatchscalarfile	Output file that will contain mismatch parameter scalar data.
mismatchparamfile	Output file that will contain mismatch parameter scalar data labels.
dumpdependency	Whether or not to save the dependency map. Possible values are none and mismatch.
dependencymapfile	Output file that contains a dependency map that indicates the pairing of mismatch parameters and subcircuit instances.
dependencyscalarfile	Output random numbers to a file that are used by mismatch parameters.
dependencyparamfile	Output the mapping from the mismatch parameters to the corresponding subcircuit instances to a file.

Flags

Parameter	Description
donominal=yes	Whether or not to perform nominal run. Possible values are no or yes.
addnominalresults=no	Whether or not to add nominal run results to MC run results. Possible values are no or yes.
paramdumpmode=no	Whether or not to full dump process/mismatch parameters information. Possible values are no or yes.
dumpseed=no	Whether or not to dump seed parameters information. Possible values are no or yes.
nullmfactorcorrelation=no	Whether or not to set 0% correlation mismatch devices with m-factor. Possible values are no or yes.
appendsd=no	Whether or not to append scalar data. Possible values are no or yes.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Parameter	Description
savefamilyplots=no	Whether or not to save data for family plots. If yes, this could require a lot of disk space. Possible values are no or yes.
savedatainseparatedir=no	Whether or not to save data for an each plot in a separate directory. Possible values are no or yes. Note: Setting this parameter to yes may require a lot of disk space.
evaluationmode=no	If set to yes, dumps random numbers used in montecarlo analysis without running any enclosed analyses. Possible values are no and yes.
diskstorage=no	If set to yes, mismatch data is stored on hard drive instead of memory while running a monte carlo analysis. Possible values are no and yes.
wfseparation=no	If set to yes, a separate directory for nominal run is created by the name nom and the directory names of individual iterations are simplified by removing the leading analysis names. Possible values are no and yes.
seedscramble=no	If set to yes, a scrambling procedure is applied to the seed value to generate a better random number sequence in the sense of randomness. Possible values are no and yes.
distribute	Distributes a montecarlo analysis to reduce simulation time by using more computer cores across multiple computers. Possible values are no, fork, rsh, ssh, lsf, sge, nc, and auto.
numprocesses	Specifies the number of jobs in distributed mode.
usesamesequence=no	If set to yes, the random sequence is maintained for a seed even if there is an empty dut/ignore list. Possible values are no or yes.
newrandomgenerator	If set to yes, two random number sequences are created. One sequence is dedicated to process parameters. The other is for mismatch parameters. There is no interference between the two sequences. Possible values are no and yes.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Annotation Parameters

Parameter	Description
<code>annotate=sweep</code>	Degree of annotation. Possible values are <code>no</code> , <code>title</code> , <code>sweep</code> , or <code>status</code> .
<code>title</code>	Analysis title.

Specifying the First Iteration Number

The advantages of using the `firstrun` parameter to specify the first iteration number are as follows:

- You can reproduce a particular run from a previous experiment when you know the starting seed and run number but not the corresponding seed.
- If you are a standalone Spectre user, you can run a Monte Carlo analysis of 100 runs, analyze the results, decide they are acceptable, and then decide to do a second analysis of 100 runs to give a total of 200 runs. By specifying the `firstrun=101` for the second analysis, the Spectre simulator retains the data for the first 100 runs and runs only the second 100 runs. This gives the same results and random sequence as if you ran just a single Monte Carlo analysis of 200 runs.

Sample Monte Carlo Analyses

For a Monte Carlo analysis, the Spectre simulator performs a nominal run first, if requested, calculating the specified outputs. If there is any error in the nominal run or in evaluating the `export` statements after the nominal run, the Monte Carlo analysis stops.

If the nominal run is successful, then, depending on how the `variations` parameter is set, the Spectre simulator applies process variations to the specified parameters and mismatch variations (if specified) to those parameters for each subcircuit instance. If the `export` statements are specified, the corresponding performance measurements are saved as a new file or appended to an existing file.

The following Monte Carlo analysis statement specifies (using the default) that a nominal analysis is performed first. The `sweep` analysis (and all child analyses) are performed, and `export` statements are evaluated. If the nominal analysis fails, the Spectre simulator gives an error message and will not perform the Monte Carlo analysis. If the nominal analysis succeeds, the Spectre simulator immediately starts the Monte Carlo analysis. The `variations` parameter specifies that only process variations (`variations=process`) are applied; this is useful for looking at absolute performance spreads. There is a single child

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

sweep analysis (`sw1`) so that for each Monte Carlo run, the Spectre simulator sweeps the temperature, performs the dc and transient analyses, and calculates the slew rate. The output of the slew rate calculation is saved in the scalar data file.

```
mc1 montecarlo variations=process seed=1234 numruns=200 {
  sw1 sweep param=temp values=[-50 27 100] {
    dco1 dc // a "child" analysis
    tran1 tran start=0 stop=1u// another "child" analysis
    // export calculations are sent to the scalar data file
    export slewrate=oceanEval("slewRate(v(\"vout\"),10n,t,30n,t,10,90 )")
  }
}
```

The following Monte Carlo analysis statement applies only mismatch variations, which are useful for detecting spreads in differential circuit applications. It does not perform a nominal run.

Note: No temperature sweep is performed.

```
mc2 montecarlo donominal=no variations=mismatch seed=1234 numruns=200 {
  dco2 dc
  tran2 tran start=0 stop=1u
  export slewrate=oceanEval("slewRate(v(\"vout\"),10n,t,30n,t,10,90 )")
}
```

The following Monte Carlo analysis statement applies both process and mismatch variations:

```
mc3 montecarlo saveprocessparams=yes variations=all numruns=200 {
  dco3 dc
  tran3 tran start=0 stop=1u
  export slewrate=oceanEval("slewRate(v(\"vout\"),10n,t,30n,t,10,90 )")
}
```

Specifying Parameter Distributions Using Statistics Blocks

The statistics blocks are used to specify the input statistical variations for a Monte Carlo analysis. A statistics block can contain one or more process blocks (which represent batch-to-batch type variations) and/or one or more mismatch blocks (which represent on-chip or device mismatch variations), in which the distributions for parameters are specified. Statistics blocks can also contain one or more correlation statements to specify the correlations between specified process parameters and/or to specify correlated device instances (such as matched pairs). Statistics blocks can also contain a `truncate` statement that can be used for generating truncated distributions.

The statistics block contains the distributions for parameters:

- Distributions specified in the process block are sampled once per Monte Carlo run, are applied at global scope, and are used typically to represent batch-to-batch (process) variations.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- Distributions specified in the mismatch block are applied on a per-subcircuit instance basis, are sampled once per subcircuit instance, and are used typically to represent device-to-device (on chip) mismatch for devices on the same chip.

When the same parameter is subject to both process and mismatch variations, the sampled process value becomes the mean for the mismatch random number generator for that particular parameter.

Note: Statistics blocks can be specified using combinations of the Spectre keywords `statistics`, `process`, `mismatch`, `vary`, `truncate`, and `correlate`. Braces (`{}`) are used to delimit blocks.

The following example shows some sample statistics blocks, which are discussed after the example along with syntax requirements.

```
// define some netlist parameters to represent process parameters
// such as sheet resistance and mismatch factors
parameters rshsp=200 rshpi=5k rshpi_std=0.4K xisn=1 xisp=1 xxx=20000 uuu=200

// define statistical variations, to be used
// with a MonteCarlo analysis.
statistics {
    process { // process: generate random number once per MC run
        vary rshsp dist=gauss std=12 percent=yes
        vary rshpi dist=gauss std=rshpi_std // rshpi_std is a parameter
        vary xxx dist=lnorm std=12
        vary uuu dist=unif N=10 percent=yes
        ...
    }
    mismatch { // mismatch: generate a random number per instance
        vary rshsp dist=gauss std=2
        vary xisn dist=gauss std=0.5
        vary xisp dist=gauss std=0.5
    }
    // some process parameters are correlated
    correlate param=[rshsp rshpi] cc=0.6
    // specify a global distribution truncation factor
    truncate tr=6.0 // +/- 6 sigma
}

// a separate statistics block to specify correlated (i.e. matched)
// components
// where m1 and m2 are subckt instances.
statistics {
    correlate dev=[m1 m2] param=[xisn xisp] cc=0.8
}

// a separate statistics block to specify correlation with wildcard, where
// 'I*.M3' matches multiple subckt instances, for examples, I1.M3, I2.M3, I3.M3,
// etc..
// Only the asterisk (*) is recognized as a valid wildcard symbol.
statistics {
    correlate dev=[ I*.M3 ] param=[misx mixy] cc=0.8
}
```

Note: You can specify the same parameter (for example, `rshsp`) for both process and mismatch variations.

In the process block, the process parameter `rshsp` is varied with a Gaussian distribution, where the standard deviation is 12 percent of the nominal value (`percent=yes`). When `percent` is set to `yes`, the value for the standard deviation (`std`) is a percentage of the nominal value. When `percent` is set to `no`, the specified standard deviation is an absolute number. This means that parameter `rshsp` should be varied with a normal distribution, where the standard deviation is 12 percent of the nominal value of `rshsp`. The nominal or mean value for such a distribution is the current value of the parameter just before the Monte Carlo analysis starts. If the nominal value of the parameter `rshsp` was 200, the preceding example specifies a process distribution for this parameter with a Gaussian distribution with a mean value of 200 and a standard deviation of 24 (12 percent of 200). The parameter `rshpi` (sheet resistance) varies about its nominal value with a standard deviation of 0.4 K-ohms/square.

In the mismatch block, the parameter `rshsp` is then subject to *further* statistical variation on a per-subcircuit instance basis for on-chip variation. Here, it varies a little for each subcircuit instance, this time with a standard deviation of 2. For the first Monte Carlo run, if there are multiple instances of a subcircuit that references parameter `rshsp`, then (assuming `variations=all`) it might get a process random value of 210, and then the different instances might get random values of 209.4, 211.2, 210.6, and so on. The parameter `xisn` also varies on a per-instance basis, with a standard deviation of 0.5. In addition, the parameters `rshsp` and `rshpi` are correlated with a correlation coefficient (`cc`) of 0.6.

Multiple Statistics Blocks

You can use multiple statistics blocks, which accumulate or overlay each other. Typically, process variations, mismatch variations, and correlations between process parameters are specified in a single statistics block. This statistics block can be included in a “process” `include` file, such as the ones shown in the example in [“Process Modeling Using Inline Subcircuits”](#) on page 110. A second statistics block can be specified in the main netlist where actual device instance correlations are specified as matched pairs.

The following statistics block can be used to specify the correlations between matched pairs of devices and probably is placed or included into the main netlist by the designer. These statistics are used in addition to those specified in the statistics block in the preceding section so that the statistics blocks “overlay” or “accumulate.”

```
// define correlations for "matched" devices q1 and q2
statistics {
    correlate dev=[q1 q2] param=[XISN...] cc=0.75
}
```


Note: You can use a single statistics block containing both sets of statements; however, it is often more convenient to keep the topology-specific information separate from the process-specific information.

Specifying Distributions

Parameter variations are specified using the following syntax:

```
vary PAR_NAME dist=type {std=<value> | N=<value>} {percent=yes|no}
```

Three types of parameter distributions are available: Gaussian, log normal, and uniform, corresponding to the *type* keywords *gauss*, *lnorm*, and *unif*, respectively. For both the *gauss* and the *lnorm* distributions, you specify a standard deviation using the *std* keyword.

The following distributions (and associated parameters) are supported:

■ Gaussian

This distribution is specified using *dist=gauss*. For the Gaussian distribution, the mean value is taken as the current value of the parameter being varied, giving a distribution denoted by Normal(mean,std). Using the example in [“Specifying Parameter Distributions Using Statistics Blocks.”](#) parameter *rshpi* is varied with a distribution of Normal(5k,0.4k). The nominal value for the Gaussian distribution is the value of the parameter before the Monte Carlo analysis is run. The standard deviation can be specified using the *std* parameter. If you do not specify the *percent* parameter, the standard deviation you specify is taken as an absolute value. If you specify *percent=yes*, the standard deviation is calculated from the value of the *std* parameter multiplied by the nominal value and divided by 100; that is, the value of the *std* parameter specifies the standard deviation as that percentage of the nominal value.

Note: If *std=0* or *std=<param_name>=0* is found in the statistics block, Spectre generates an error. You can specify the *ignorezerovar=yes* parameter in the *options* statement to bypass this check.

■ Log normal

This distribution is specified using *dist=lnorm*. The log normal distribution is denoted by

```
log(x) = Normal( log(mean), std )
```

where *x* is the parameter being specified as having a log normal distribution.

Note: *log()* is the natural logarithm function. For parameter *xxx* in the example in [“Specifying Parameter Distributions Using Statistics Blocks.”](#) the process variation is according to

```
log(xxx) = Normal( log(20000), 12)
```

The nominal value for the log normal distribution is the natural log of the value of the parameter before the Monte Carlo analysis is run. If you specify a normal distribution for a parameter `P1` whose value is 5000 and you specify a standard deviation of 100, the actual distribution is produced such that

$$\log(P) = N(\log(5000)100)$$

■ Uniform

This distribution is specified using `dist=unif`. The uniform distribution for parameter `x` is generated according to

$$x = \text{unif}(\text{mean}-N, \text{mean}+N)$$

such that the mean value is the nominal value of the parameter `x`, and the parameter is varied about the mean with a range of $\pm N$. The standard deviation is not specified for the uniform distribution, but its value can be calculated from the formula `std=N/sqrt(3)`. The nominal value for the uniform distribution is the value of the parameter before the Monte Carlo analysis is run. The uniform interval is specified using the parameter `N`. For example, specifying `dist=unif N=5` for a parameter whose value is 200 results in a uniform distribution in the range $200 \pm N$, that is, from 195 to 205. You can also specify `percent=yes`, in which case, the range is $200 \pm N\%$, that is, from 190 to 210.

Derived parameters that have their default values specified as expressions of other parameters cannot have distributions specified for them. Only parameters that have numeric values specified in their declaration can be subjected to statistical variation.

Parameters that are specified as correlated must have had an appropriate variation specified for them in the statistics block.

For example, if you have the parameters

```
XISN=XIS+XIB
```

you cannot specify distribution for `XISN` or a correlation of this parameter with another.

The `percent` flag indicates whether the standard deviation `std` or uniform range `N` are specified in absolute terms (`percent=no`) or as a percentage of the mean value (`percent=yes`). For parameter `uuu` in the example in [“Specifying Parameter Distributions Using Statistics Blocks.”](#) the mean value is 200, and the variation is $200 \pm 10\% * (200)$, that is, 200 ± 20 . For parameter `rshsp`, the process variation is given by `Normal(200, 12%*(200))`, that is, `Normal(200, 24)`. Cadence recommends that you do not use the `percent=yes` with the log normal distribution.

Truncation Factor

The default truncation factor for Gaussian distributions (and for the Gaussian distribution underlying the log normal distribution) is 4.0 sigma. Randomly generated values that are outside the range of mean \pm 4.0 sigma are automatically rejected and regenerated until they fall inside the range. If the truncation factor is less than 0, Spectre does not generate truncated distributions and generates a warning. If the truncation factor is specified as 0, then Spectre generates an error.

You can change the truncation factor using the `truncate` statement. The following is the syntax:

```
truncate tr=value
```

The value of the truncation factor can be a constant or an expression. In addition, you can specify the truncation factor in the process and mismatch blocks. However, if the truncation factor is not specified in the process or mismatch block, then the truncation factor in the statistics block is considered.

Note: Parameter correlations can be affected by using small truncation factors.

Correlation Statements

There are two types of correlation statements that you can use:

■ Process parameter correlation statements

The following is the syntax of the process parameter correlation statement:

```
correlate param=[list of parameters] cc=value
```

This allows you to specify a correlation coefficient between multiple process parameters. You can specify multiple process parameter correlation statements in a statistics block to build a matrix of process parameter correlations. During a Monte Carlo analysis, process parameter values are randomly generated according to the specified distributions and correlations.

■ Instance or mismatch correlation statements (matched devices)

The following is the syntax of the instance or mismatch correlation statement:

```
correlate dev=[list of subckt instances] {param=[list of parameters]}  
cc=value
```

```
correlate dev=[<wildcard expr>] {param=[list of parameters]} cc=<value>
```

where the device or subcircuit instances to be matched are listed in *list of subckt instances*, or regular expressions with asterisk (*) and *list of parameters* specifies exactly which parameters with mismatch variations are to be correlated. Use the instance mismatch correlation statement to specify correlations for particular

subcircuit instances. If a subcircuit contains a device, you can effectively use the instance correlation statements to specify that certain devices are correlated (matched) and give the correlation coefficient. You can optionally specify exactly which parameters are to be correlated by giving a list of parameters (each of which must have had distributions specified for it in a mismatch block) or by specifying no parameter list, in which case all parameters with mismatch statistics specified are correlated with the given correlation coefficient. The correlation coefficients are specified in the *<value>* field and must be between ± 1.0 .

Note: Correlation coefficients can be constants or expressions, as can `std` and `N` when specifying distributions.

Characterization and Modeling

The following statistics blocks can be used with the example in [“Process Modeling Using Inline Subcircuits”](#) on page 110 if they are included in the main netlist, anywhere below the main `parameters` statement. These statistics blocks are meant to be used in conjunction with the modeling and characterization equations in the inline subcircuit example, for a Monte Carlo analysis only.

```
statistics {
  process {
    vary RSHSP dist=gauss std=5
    vary RSHPI dist=lnorm std=0.15
    vary SPDW dist=gauss std=0.25
    vary SNDW dist=gauss std=0.25
  }
  correlate param=[RSHSP RSHPI] cc=0.6
  mismatch {
    vary XISN dist=gauss std=1
    vary XBFN dist=gauss std=1
    vary XRSP dist=gauss std=1
  }
}

statistics {
  correlate dev=[R1 R2] cc=0.75
  correlate dev=[TNSA1 TNSA2] cc=0.75
}
```

Distributed Monte Carlo Analysis

You can use the `distribute` option with the `montecarlo` statement to distribute a Monte Carlo analysis to further speed up the run time for the analysis by using more computer cores across multiple computers. The `distribute` option with possible values of `lsf`, `sge`, `rsh`, `ssh`, `fork`, `nc`, and `auto` is used to specify the method to be used to launch the child processes. You can use the `numprocesses` option to specify the number of child processes to be launched for each job.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

In distributed Monte Carlo analysis, the master process splits the job into the number of tasks specified using the `numprocesses` option. Each subtask is simulated in its own child subprocess. Once a child process is completed, it returns the results to the master process and the master process merges the results into a single file; including the scalar measurement files.

For `lsf` and `sgl` methods, you need to use the `bsub` and `qsub` options respectively, to submit the initial master run. The master process uses the same settings to split the job into child processes.

For `rsh` and `ssh` methods, you need to specify the list of hosts to be used for the subprocess using the `+hosts` command-line option.

You can use the `fork` option to create multiple jobs on a single system.

The following example runs a 2000 point Monte Carlo analysis by splitting the run points into 20 subprocesses. The master process is launched using `bsub` with four cores reserved. Each child process is launched by the master using the same `bsub` command arguments.

```
mcl montecarlo numruns = 2000 distribute=lsf numprocesses=20
% bsub -R "(OSNAME==Linux) span[hosts=1]" -n 4 "spectre +aps input.scs"
```

The following example runs a 2000 point Monte Carlo analysis by splitting the run points into 20 subprocesses onto remote systems. The subprocesses are launched using the `rsh` method on three machines `host-1`, `host-2`, and `host-3`. Each subprocess uses one core.

```
mcl montecarlo n umruns = 2000 distribute=rsh numprocesses=20
% spectre +aps -mt +hosts='host-1 host-2 host-3' input.scs
```

The following example is similar to the examples above, however, here, the master splits the 20 subprocesses on the same local machine. Each subprocess uses one core.

```
mcl montecarlo numruns = 2000 distribute=fork numprocesses=20
% spectre +aps -mt input.scs
```

If any of the child process fails and you still want to have a scalar file by combining the distributed Monte Carlo results, you can set the following environment variable:


```
setenv CDS_MMSIM_DISTRIBUTED_MONTECARLO_MERGE_RESULTS_ONLY
```

If a Monte Carlo analysis is defined in the netlist and the `+mp <numprocesses>` command-line option is used, Spectre automatically detects the farm environment (LSF, SGE, RTDA, or Network Computer) and distributes the montecarlo analysis to the specified number of child processes. If a farm environment is not detected, Spectre uses the `fork` option to distribute a montecarlo analysis by creating multiple jobs on a single system.

Spectre Reliability Analysis

Spectre reliability analysis for HCI, NBTI, and/or PBTI is a two-phase simulation flow. The first phase, fresh and stress simulation, calculates the device age or degradation. The second phase, post-stress or aging simulation, simulates the degradation effect on the circuit performance based on the device degradation information obtained during the first phase of stress simulation.

The following figure shows the reliability simulation flow in Spectre:



Reliability Simulation Block

Reliability simulation in Spectre is specified by using a reliability block, which is similar to the block statement that is used for Monte Carlo simulation.

A reliability block contains the following control statements:

- Reliability Control Statements
- Stress Statements

- [Aging/Post-Stress Statements](#)
- [Additional Notes](#)

The following example shows how these statements should be specified within a reliability block:

```
reliability_run_name reliability [global_options]{
reliability control statements
stress statements
aging/post-stress statements
}
```

Note: Any fresh simulation settings are provided before the reliability block statements. The reliability block then provides the stress and post-stress simulation.

Reliability Control Statements

The reliability control statements control the reliability simulation. The RelXpert control statement syntax is also supported in the reliability block. For detailed information on the reliability control statements, see the [Reliability Control Statements Reference](#) section.

Note: Spectre XPS has been enhanced to support native reliability analysis. Currently, the Spectre XPS native reliability analysis supports the following control statements:

- `age`
- `report_model_param`
- `relx_tran`
- `maskdev`
- `agelevel_only`

Currently, only the agemos model is supported.

Stress Statements

The stress statements specify or change the stress conditions, and run the stress simulation. Stress statements can be categorized as stress testbench/vectors and simulation statements. Stress testbench statements specify the stress conditions during the stress simulation phase. This is done through `alter` statements. Stress testbench statements are optional. Stress simulation is performed through another transient statement. A transient statement is required for running stress simulation.

Aging/Post-Stress Statements

The aging statements specify or change the post-stress or end-of-life simulation conditions, and run the aging simulation. Similar to stress statements, the end-of-life conditions are specified through alter statements and run with another transient simulation. You can use the `aging_analysis_name` reliability control statement to specify a dc or ac analysis instead of transient analysis.

Note: The aging transient conditions can be different from the stress transient conditions.

Additional Notes

- The reliability feature only supports bsim4, bsim3v3, psp103, bsimsoi, bsimcmg, HiCUM (bht), and URI models.
- The two parameters `age` and `deltad` must be specified in the reliability block.

Examples of Reliability Block Setup

Example 1

```
rel reliability {  
    age time = [10y]  
    deltad value = 0.1  
    tran_stress tran start = 0.0n step = 1n stop = 10n  
    changel alter param = temp value = 25  
    tran_aged tran start = 0.0n step = 1n stop = 10n  
}
```

The above example runs the stress simulation at the same fresh condition. Then, the aged simulation is run with `temp=25C`.

Example 2

```
rell reliability {  
    /* control statements */  
    age time = [100h]  
    deltad value=0.1  
    /* stress testbench */  
    Change0 alter param=temp value=125  
    Changel alter dev=VDD1 value=1.5 /* change VDD condition to 1.5V during stress */  
}
```


Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
/* stress simulation */
tran_stress tran start=0 stop=1us
/* aging testbench */
Change2 alter dev=VDD1 value=1.2 /* change VDD condition in EOL simulation */
change3 alter param=temp value=25 /* change temp value in EOL simulation */
/* aging simulation */
tran_age tran start=0.5u stop=1us
}
```

In the above example, reliability simulation is carried with stressing devices for 100h with VDD at 1.5V and temp at 125C. After stress, end of life simulation (aging) is done with VDD at 1.2V and temperature at 25C.

Example 3

```
rel reliability {
age time=[8y]
gradual_aging_agepoint points=[1y 5y 10y]
tran_stress ...
tran_aged ...
}
```

The above example:

- Runs the stress simulation for 1 year, calculates the device age, and updates the models.
- Continues to run the stress simulation using the updated models for 4 years, calculates the device age, and updates the model again.
- Continues to run the stress simulation using the updated models for 5 years (for total of 10 years), calculates the device age, and updates the model again. Next, runs `tran_aged` to generate the waveform.

Note: `age time=[8y]` is not used if `gradual_aging_agepoint` is used.

Example 4

```
rel reliability {
age time=[8y]
gradual_aging_agestep type=log start=1y stop=10y total_step=5
tran_stress ...
tran_aged ...
}
```

The above example:

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- Calculates the time step using the formula $(\text{stop_time} - \text{start_time}) / (\text{total_step} - 1)$.
- Runs stress simulation for time step=2.25 years, calculates device age, and updates models.
- Checks if the `total_step` number is reached. If not, runs stress simulation again.
- If `total_step` number is reached, runs aging transient using the last updated model and generates the degraded waveform.

Note: `age time=[8y]` is not used if `gradual_aging_agestep` is used.

Example 5

```
param=VDD value=3.5
param=temp value=125
rel reliability
{
// reliability control statements
age time = [10y]
deltad value = 0.1
gradual_aging_agepoint points = [1y, 3y, 5y, 10y]
gradual_aging_alter time=3y param=VDD value=2.5
gradual_aging_alter time=3y param=TEMP value=100
// fresh/stress simulation.
tran_fresh tran start = 0 step = 1us stop = 10us
// aging testbench statements.
//change1 alter param=rel_temp value=125
// aging simulation statements.
tran_aged tran start = 0 step = 1us stop = 10us }
```

The above example:

- Supports multiple transient statements. Whenever a gradual aging statement is reached, it sets the stress time for the following transient statement.
- Runs stress simulation for first 3 years at VDD=3.5V and temp=125, and updates the model.
- Runs stress simulation with updated model for next 7 years at VDD=2.5V and temp=100, and updates the model.
- Runs aging with updated model and generates degraded waveform.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Note: In the reliability block, the last transient statement should always be `tran_aged`, which generates the aging waveform.

Reliability Control Statements Reference

- [accuracy \(*relxpert: accuracy \)](#) on page 261
- [age \(*relxpert: age \)](#) on page 262
- [agelevel_only \(*relxpert: agelevel_only \)](#) on page 263
- [check_neg_aging \(*relxpert: .check_neg_aging \)](#) on page 265
- [degsort \(*relxpert: degsort \)](#) on page 266
- [deg_ratio \(*relxpert: .deg_ratio \)](#) on page 267
- [deltad \(*relxpert: deltax \)](#) on page 268
- [dumpagemodel \(*relxpert: dumpagemodel \)](#) on page 269
- [enablenativeage \(*relxpert enable_negative_age \)](#) on page 270
- [enable_tmi_uri](#) on page 271
- [gradual_aging_agepoint \(*relxpert: agepoint \)](#) on page 272
- [gradual_aging_agemodel \(*relxpert: agemodel \)](#) on page 273
- [idmethod \(*relxpert: idmethod \)](#) on page 275
- [igatemethod \(*relxpert: igatemethod \)](#) on page 276
- [isubmethod \(*relxpert: isubmethod \)](#) on page 277
- [macrodevice \(*relxpert: .macrodevice \)](#) on page 278
- [maskdev \(*relxpert: maskdev \)](#) on page 279
- [minage \(*relxpert: minage \)](#) on page 280
- [opmethod \(*relxpert: opmethod \)](#) on page 281
- [relx_tran \(*relxpert: relx_tran \)](#) on page 284
- [report_model_param \(*relxpert: report_model_param \)](#) on page 285
- [simmode](#) on page 286
- [tmi_aging_mode \(*relxpert: .tmi_aging_mode \)](#) on page 287
- [uri_lib \(*relxpert: uri_lib \)](#) on page 289
- [User-Defined Reliability Models](#) on page 290

accuracy (*relxpert: accuracy)

accuracy level={1 | 2}

Description

Specifies methods used in the reliability simulation when performing integration and substrate current calculation.

Arguments

level={1 | 2}

Specifies trapezoidal integration when performing integrations and calculates I_{sub} for $V_{gs} < V_{th}$. When `level` is set to 1, the software uses backward Euler integration and sets $I_{sub}=0$ when $V_{gs} < V_{th}$. When `level` is set to 2, the software uses trapezoidal integration and calculates I_{sub} when $V_{gs} < V_{th}$. Setting `accuracy` to 2 is more accurate, but increases simulation time when compared to when `accuracy` is set to 1.

Default: 1

Example

```
accuracy level = 2
*relxpert: accuracy 2
```

Specifies that trapezoidal integration will be used and I_{sub} will be calculated when $V_{gs} < V_{th}$.

age (*relxpert: age)

age time = [value]

Description

Specifies the time at which the transistor degradation and degraded SPICE model parameters are calculated.

Arguments

value

The duration in the future at which the transistor degradation and degraded SPICE model parameters are to be calculated. Attach the suffix y (year), h (hour) or m (minute).

There should be no space between the number and suffix. For example, 10m, 1e-5sec.

Note: Currently, specifying multiple time values is not supported.

Example

```
age time = [10y]
*relxpert: age 10y
```

Specifies the age time as 10 years.

agelevel_only (*relxpert: agelevel_only)

```
agelevel_only value=[(level_value model_name) (level_value model_name) ...]
```

Description

Specifies the age level for performing reliability analysis on the specified model(s). You can specify different age levels for different set of models.

Note: This option also supports the URI defined `agelevel` statement.

If *model_name* is not specified, the simulation is performed on all of the devices at the specified age level.

Arguments

level_value Sets the level for reliability analysis, which is essentially the age level number of the reliability analysis is to be performed.

The following levels can be used to specify Cadence internal ageMOS models:

- 0: Specifies HCI reliability analysis.
- 1: Specifies NBTI reliability analysis.
- 2: Specifies PBTI reliability analysis.

model_name Lists the models at one age level to perform reliability analysis.

Example

```
agelevel_only value=[(101 pmos1 pmos2) (112 pmos1 pmos2)]
```

Runs reliability analysis on `pmos1` and `pmos2` models with age levels 101 and 112.

aging_analysis_name

aging_analysis_name value=analysis_name

Description

Specifies the name of the analysis that needs to be used as aging analysis instead of transient analysis. You cannot specify a stress transient analysis as aging analysis in the reliability block.

Note: Currently, aging_analysis_name supports only ac and dc analyses.

Arguments

<i>value</i>	Name of the analysis to be used in aging simulation. Possible values are ac and dc.
--------------	---

Example

```
aging_analysis_name value=ac
```


check_neg_aging (*relxpert: .check_neg_aging)

check_neg_aging type={warn|error|ignore} clamp={yes|no}

Description

Reports the negative degradation values for a model.

Arguments

<i>type</i>	Specifies the type of message to be generated when negative aging occurs. Possible values are <code>error</code> and <code>warn</code> . The default value is <code>error</code> .
<i>clamp</i>	Specifies whether or not to clamp the degradation values for negative aging. Default is <code>no</code> . If set to <code>yes</code> , Spectre clamps the degradation values to be the same as fresh values and generates a warning message for negative aging.

Example

```
check_neg_aging type=warn clamp=yes
```

degsort (*relxpert: degsort)

```
degsort {threshold = value | number = value }
```

Description

Prints MOS transistors based on the threshold and number settings. The results are sorted in the descending order of degradation.

Note: The `threshold` and `number` arguments are mutually exclusive. Therefore, only one of them can be specified with `degsort` to print the sorted device degradation results.

Arguments

<code>threshold=<i>value</i></code>	Prints the transistors having degradation values greater than threshold value. <i>value</i> can be in decimal notation (xx.xx) or in engineering notation (x.xxe+xx).
<code>number=<i>value</i></code>	Prints only the first <i>value</i> transistors having the highest degradations. For example, if <code>number=100</code> , the software will print the first 100 transistors with highest degradations.

Example

```
degsort threshold = 0.1  
*relxpert: degsort -threshold 0.1
```

Prints all MOS transistors that have degradation value greater than 0.1.

deg_ratio (*relxpert: .deg_ratio)

```
deg_ratio type = [ include | exclude ] { hci = hci_ratio_value nbti =  
    nbti_ratio_value pbti = pbti_ratio_value bti = bti_ratio_value } dev = [inst1  
    inst2 inst3...]
```

Description

Includes or excludes the specified devices or device during TMI aging simulation flow.

Arguments

type=include	Include the specified devices during TMI aging simulation flow.
type=exclude	Exclude the specified devices during TMI aging simulation flow.
hci	Specifies the HCI degradation weighting ratio in total degradation. The specified value should be greater than 0.0. The default value is 1.0.
nbti	Specifies the NBTI degradation weighting ratio in total degradation. The specified value should be greater than 0.0. The default value is 1.0.
pbti	Specifies the PBTI degradation weighting ratio in total degradation. The specified value should be greater than 0.0. The default value is 1.0.
bti	Specifies the NBTI/PBTI degradation weighting ratio in total degradation. The specified value should be greater than 0.0. The default value is 1.0.
dev	Specify the instances that need to be included or excluded for degradation ratio during TMI aging simulation flow

Example

```
deg_ratio type=include [ hci = 0.5 nbti = 0.3 pbti = 0.2 ] dev = [I1]
```

deltad (*relxpert: deltax)

`deltad value = deltax_value model_name`

Description

Requests the calculation of lifetime for each transistor under the circuit operating conditions. You can use multiple `deltad` statements for different types of transistors.

Arguments

`value=deltax_value`

The degradation value can be transconductance ($\Delta g_m / g_m$), linear or saturation drain current degradation ($\Delta I_d / I_d$), threshold voltage shift (ΔV_t), or any other degradation monitor, depending on the definitions of the lifetime parameters H and m . `deltax_value` can be in decimal notation (xx.xx) or in engineering notation (x.xxe+xx).

`model_name`

Name of a specific model whose lifetime is calculated. The model name must be the same as specified in the `.model` card.



Currently, specifying the model name is not supported.

Example

`deltad value=0.1 pmos`

Specifies that the lifetime calculation will be done under the circuit operating conditions for `pmos` transistors.

dumpagemodel (*relxpert: dumpagemodel)

```
dumpagemodel file = filename dev = [devicelist]
```

Description

Outputs the model card information for aged devices into the specified file.

Arguments

<code>file</code>	Specifies the file name to which the model card information for the aged devices will be written.
<code>dev</code>	Specifies the devices whose model card information will be output to the file. If <code>dev</code> is not specified, then the model card information for all the devices will be written to the specified file.

Example

```
dumpagemodel file = "agedModelFile"
```

Specifies that the model card information for all the devices be written to the `agedModelFile` file.

enablenativeage (*relxpert enable_negative_age)

enablenativeage value = { yes | no }

Description

Enables the negative age value for customer URI output. For internal agelevel, the negative age values cannot be negative. If this option is not specified, all negative age values are set to 0.0.

Arguments

value	Specifies whether or not to enable the negative age value for the customer URI output. The default value is <code>no</code> .
-------	---

Example

```
enablenativeage value = yes
```

enable_tmi_uri

`enable_tmi_uri value={yes|no}`

Description

Enables the TMI and URI flow. By default (`value=no`), RelXpert only supports the TMI flow if the TMI library is present, otherwise, it supports the URI flow.

If both TMI or URI libraries are present and you want to enable both TMI and URI flow models (for example, TMI for normal SPICE and URI for aging calculation), you can set the `value` to `yes` to enable both calculations.

Arguments

<i>yes</i>	Enable the TMI and URI flow.
<i>no</i>	Support the TMI flow if TMI library is present.

Example

```
enable_tmi_uri value=yes
```

gradual_aging_agepoint (*relxpert: agepoint)

`gradual_aging_agepoint points=[age_point_list]`

Description

Specifies the agepoint method for the gradual aging flow. Use this option to define the selected age points to perform reliability simulation. The results files for each step are suffixed with age point values.

Arguments

<i>age_point_list</i>	Specifies the age point list. Note that the point's value should be more than 0. The value in the list should be arranged in ascending order and no negative value should be specified.
-----------------------	---

Example

`gradual_aging_agepoint points=[1y 3y 5y 8y]`

Specifies that the simulation be run for age points 1y, 3y, 5y, and 8y.

gradual_aging_agemstep (*relxpert: agetstep)

```
gradual_aging_agemstep type=[log|lin] start=start_time stop=stop_time  
total_step=total_step_num
```

Description

Specifies the agetstep method for gradual aging flow. Use this option to define the reliability simulation from the start time to the stop time. The total steps of reliability simulation are specified by *total_step_num*. Two age step types, linear and logarithm, can be specified.

Arguments

type	<p>Specifies the type of agetstep, linear (<i>lin</i>) or logarithm (<i>log</i>). The default type is <i>lin</i>. When you specify <i>lin</i>, the time step is calculated using the following formula:</p> $(stop_time - start_time) / (total_step - 1)$ <p>When you specify <i>log</i>, the time step is calculated using the following formula:</p> $[\log(stop_time) - \log(start_time)] / (total_step - 1)$
start	<p>The start time of reliability simulation. Default is 0.0 for linear type and 1.0 for logarithm.</p> <p>Note: The time unit can be set as y(year), d(day), h(hour), m(minute) and s(second).</p>
stop	<p>The stop time for reliability simulation.</p> <p>Note: The time unit can be set as y(year), d(day), h(hour), m(minute) and s(second).</p>
total_step	<p>The total number of steps for reliability simulation. The value should be more than 1.</p>

Example

```
gradual_aging_agemstep type=log start=1y stop=10y total_step=6
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Specifies that the agestep method will be used for the gradual aging flow where the type of agestep is logarithm, the start and stop time for simulation is 1 year and 10 years, respectively, and the total steps for reliability simulation is 6.

idmethod (*relxpert: idmethod)

`idmethod type = { ids | idrain | idstatic }`

Description

Specifies how the simulator obtains the drain current (I_d) to perform reliability calculations. The following types of drain currents, which are available from SPICE, are supported by reliability analysis:

- Dynamic drain current (also called AC drain current) - this is the current that flows in to the drain node.
- Static drain current (also called channel drain current, DC drain current, or I_{ds}).

Arguments

<code>type=ids</code>	Instructs the reliability simulator to use I_{ds} static current (Default).
<code>type=idrain</code>	Instructs the reliability simulator to use dynamic drain current.
<code>type=idstatic</code>	Instructs the reliability simulator to use the terminal static current.

Example

```
idmethod type=idrain (new format)
*relxpert: idmethod idrain
```

Specifies the reliability simulator to print dynamic drain current.

igatemethod (*relxpert: igatemethod)

```
igatemethod type={calc | spice}
```

Description

Specifies the method used for obtaining the gate terminal current of a MOSFET.

During MOSFET HCI simulation, the gate terminal current is required for calculating the degradation value. The simulator can either calculate this value using internal lgate model, or obtain it from the built-in SPICE model such as BSIM4 or PSP lgate model.

If this command is not used, the simulator calculates the gate terminal current using internal lgate model.

Arguments

calc	Calculates the gate terminal current using the internal lgate model (Default).
spice	Obtains the gate terminal current value using built-in SPICE model.

Example

```
igatemethod type=spice
*relxpert: igatemethod spice
```

Specifies that the gate terminal current value should be from built-in SPICE model.

isubmethod (*relxpert: isubmethod)

```
isubmethod type={ calc | spice }
```

Description

Specifies the method used for obtaining substrate terminal current of a MOSFET.

During MOSFET HCI simulation, the substrate terminal current is required for calculating the degradation value. The simulator can either calculate this value using internal Isub model, or obtain it from the built-in SPICE model such as BSIM4 or PSP Isub model.

If this command is not used, the simulator calculates the substrate terminal current using internal Isub model.

Arguments

<code>calc</code>	Calculates the substrate terminal current using the internal Isub model (Default).
<code>spice</code>	Obtains the substrate terminal current value using built-in SPICE model

Example

```
isubmethod type=spice
*relxpert: isubmethod spice
```

Specifies that the substrate terminal current value should be obtained from the built-in SPICE model.

macrodevice (*relxpert: .macrodevice)

```
macrodevice type=[appendparams|agemos] sub = [sub1 sub2 sub3 ...]
```

Description

Identifies the subcircuits in the netlist that are actually macro devices and therefore require special handling. You must specify at least one subcircuit.

Arguments

type	Specifies the method to handle macro devices. Possible values are <code>appendparams</code> and <code>agemos</code> . For <code>type=appendparams</code> , there is no change in SPICE model parameters and the degradation value is appended to the related macro device. For <code>type=agemos</code> , Spectre performs degradation of SPICE model parameters for the related macro device.
sub	Specifies the subcircuit name.

Example

```
macrodevice type=appendparams sub=[inv]
```

maskdev (*relxpert: maskdev)

```
maskdev type={include | exclude} { sub = [sub1 sub2 sub3 ...] mod = [mod1 mod2 mod3 ...] dev = [inst1 inst2 inst3 ...] }
```

Description

Includes or excludes:

- models which belong to the subcircuit listed in the subckt list
- devices which belong to the model listed in the model list
- devices which are listed in the instance list

Arguments

type=include	Performs reliability simulation on the specified devices, or the models that belong to the listed subcircuit, or devices that belong to the listed model only.
type=exclude	Excludes the listed devices, or the models that belong to the listed subcircuit, or the devices that belong to the specified model during reliability simulation.
sub	Specifies the subcircuit(s) for which the related models should be included or excluded while performing reliability analysis.
mod	Specifies the models for which the related devices should be included or excluded while performing reliability analysis.
dev	Specifies the instances to be included or excluded during reliability analysis.

Example

```
maskdev type=include sub=[inv] mod=[nmos pmos] dev=[I1 I2 I3 I4]
*relxpert: maskdev include subckt = [inv] model=[nmos pmos] instance=[I1 I2 I3 I4]
```

Includes the models that belong to the `inv` subcircuit and the `pmos` and `nmos` models. In addition, it includes the `I1`, `I2`, `I3`, and `I4` devices.

minage (*relxpert: minage)

`minage value = minage_value`

Description

Sets the smallest Age value for which degraded SPICE model parameters are calculated. This statement speeds up aging calculation by using fresh SPICE model parameters if the transistor Age value is smaller than the specified *minage_value*.

Arguments

`value=minage_value` Specifies the smallest Age value for which degraded SPICE model parameters are calculated. *minage_value* can be in decimal notation (xx.xx) or in engineering notation (x.xxe+xx).

Example

```
minage value = 0.001
*relxpert: minage 0.001
```

Specifies that the smallest Age value, 0.001, for which degraded SPICE model parameters are calculated.

opmethod (*relxpert: opmethod)

```
opmethod type = { calc | spice }
```

Description

Specifies whether the *Igate* or *Isub* value should be obtained from the SPICE models (for example, BSIM3 or BSIM4) or the internal *Igate* or *Isub* equation should be used.

Arguments

<code>calc</code>	Calculates the gate and substrate terminal current using the Cadence <i>Igate</i> and <i>Isub</i> model equations (Default).
<code>spice</code>	Obtains the gate and substrate terminal current value from the SPICE model.

Example

```
opmethod type=spice
*relxpert: opmethod spice
```

Specifies that the gate and substrate terminal current value should be obtained from the SPICE model.

reset_analysis_param

```
reset_analysis_param type = { tran | dc | ac }
```

Description

Replaces the stress and aging analysis parameters defined in the reliability analysis block with the specified analysis.

Arguments

<code>type</code>	Specifies the type of analysis that will replace the stress and aging parameters in the reliability analysis block.
-------------------	---

Note: Currently, only the `tran` option is supported.

Example

```
reset_analysis_param type=tran
```

output_op_degrad

output_op_degrad value = [yes | no]

Description

Outputs the degradation values of the DC operating point parameters (such as V_{th} , I_{ds} , G_m , and G_{ds}) of aged devices to the *.bt0 file. If this option is specified in the gradual aging flow, the degraded operation points value for each step is output to the *.bt0 file.

Note: This option is not supported in the MMSIM 11.1 and earlier releases.

Arguments

value	Specifies whether or not to output the degradation values of the DC operating point parameters. The value of the operating point parameters is calculated by the simulator's internal terminal voltage and current. The default value is no.
-------	--

Example

```
output_op_degrad value= yes
```

relx_tran (*relxpert: relx_tran)

`relx_tran start=start_time stop=stop_time`

Description

Specifies the start and stop time for reliability simulation during transient simulation.

Arguments

`start=start_time` Specifies the start time of reliability analysis during transient simulation.

`stop=stop_time` Specifies the stop time of reliability analysis during transient simulation.

Default: If `stop_time` is not specified, the software stops in `.tran` statement.

Example

```
relx_tran start = 1n stop = 10n
*relxpert: relx_tran 1n 10n
```

Specifies that the start time for reliability simulation during transient simulation is `1n` and the stop time for reliability simulation during transient simulation is `10n`.

report_model_param (*relxpert: report_model_param)

`report_model_param value = {yes | no}`

Description

Determines whether to print the fresh and aged parameters in the `.bm#` file. When set to `yes`, the fresh and aged parameters are printed to the `.bm#` file.

Arguments

<code>value=yes</code>	Prints the fresh and aged parameters in the <code>.bm#</code> files.
<code>value=no</code>	Skips printing of the fresh and aged parameters in the <code>.bm#</code> files.

Example

```
report_model_param value = yes
*relxpert: report_model_param yes
```

Prints the fresh and aged parameters in the `.bm#` file.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

simmode

```
simmode { type = [ stress | aging | all ] } file = filename [tmifile=filename]
```

Description

Normally, reliability simulation includes stress and aging transient analysis. This option enables you to choose which transient analysis to run in the reliability simulation. The default value is `all` and runs both stress and aging transient analysis.

Arguments

<code>type=stress</code>	Runs only the stress transient analysis in reliability simulation.
<code>type=aging</code>	Runs only the aging transient analysis in reliability simulation.
<code>type=all</code>	Runs both stress and aging transient analyses in reliability simulation.
<code>file</code>	Specifies the file name to which the scaled model parameter names and values will be saved. If the file name is not specified the results are saved in the default file <code>*.bs0</code> .
<code>tmifile</code>	Specifies the file to which the scaled model parameter names and values will be saved in the TMI aging flow. If <code>type=stress</code> or <code>all</code> , the behavior of <code>tmifile</code> is the same as the <code>tmioutput</code> option in the TMI aging flow and the default value is <code>*_tmioutput</code> . If <code>type=aging</code> , the behavior of <code>tmifile</code> is the same as <code>tmiinput</code> option in the TMI aging flow and the default value is <code>*_tmiinput</code> .

Example

```
simmode type = aging file= input.bs0
```

Specifies that the aging transient simulation be run and the results be saved in the file `input.bs0`.

tmi_aging_mode (*relxpert: .tmi_aging_mode)

`tmi_aging_mode type=[aging|she|all]`

Description

This option is used to specify the TMI self-heating or aging mode for the TMI aging flow.

Arguments

<code>type=aging</code>	Enable only the TMI aging mode. This is the default.
<code>type=she</code>	Enable only the TMI self-heating mode.
<code>type=all</code>	Enable both TMI aging and self-heating modes.

Example

`tmi_aging_mode type=all`

tmi_she_mindtemp (*relxpert: .tmi_she_mindtemp)

`tmi_she_mindtemp value=value`

Description

Sets the minimum delta temperature induced by self-heating for transistor devices. If the temperature change for a transistor is less than the minimum delta temperature value, the second self-heating run is not required.

Note: This option works only in the TMI self-heating flow.

Arguments

<code>value</code>	Sets the minimum delta temperature value. The default value is 0.0 and the unit is in celsius.
--------------------	--

Example

```
tmi_she_mindtemp value=10
*relxpert: .tmi_she_mindtemp value=10
```


uri_lib (*relxpert: uri_lib)

```
uri_lib file = { "uri_lib_name" } uri_mode= [agemos | appendage]
      debug = [ 0 | 1 ]
```

Description

Loads the Unified Reliability interface (URI) shared library.

Note: For more information on the URI functions, see the *Unified Reliability Interface Functions* section in the *Virtuoso® Unified Reliability Interface Reference*.

Arguments

file=uri_lib_name

Specifies the shared library name.

uri_mode

Specifies which method should be used to perform aging simulation. Possible values are `agemos` (default) and `appendage`.

Note: The `appendage` mode is not supported in the MMSIM11.1 and earlier releases.

debug

Specifies whether to print the debug information. The default value is 0.

Example

```
uri_lib file = "./libURI.so" uri_mode = agemos debug =1
*relxpert: uri_lib "./libURI.so" uri_mode =agemos debug=1
```

Specifies the `libURI.so` URI library and the `agemos` URI mode. In addition, requests the debug information to be generated.

Note: You can also use the `RELXPERT_URI_LIBS` environment variable to set the URI library. If you use both the `RELXPERT_URI_LIBS` environment variable and the `uri_lib` control statement, the `RELXPERT_URI_LIBS` environment variable takes higher precedence over the `uri_lib` control statement.

User-Defined Reliability Models

Cadence provides a unified reliability interface (URI) to allow you to implement customized models for running reliability simulation. Contact Cadence support or refer to URI document for more information.

Measuring the Reliability Analysis

To measure the reliability analysis that is defined in the reliability block, you need to specify the `.measure` MDL statement right before or after the reliability block. For example:

```
rel reliability {

// reliability control statements
age time = [10y]
deltad value = 0.1
report_model_param value=yes

// fresh/stress simulation.
tran_stress tran start = 0 step = 1u stop = 10u // Need add the one parameter for
identify the fresh tran.

// aging simulation statements.
tran_aged tran start = 0 step = 1us stop = 10us // Need add the one parameter for
identify the aged tran.
}

simulator lang = spice
.measure tran nmos_width PARAM='(1e6)*wn'
```

In the above example, the `.measure` statement will work for the `tran_aged` transient analysis.

Control Statements

The Virtuoso® Spectre® circuit simulator lets you place a sequence of control statements in the netlist. You can use the same control statement more than once. Different Spectre control statements are discussed throughout this manual. The following are control statements:

- [The alter and altergroup Statements on page 292](#)
- [The ic and nodeset Statements on page 294](#)
- [The ic and nodeset Statements on page 294](#)
- [The info Statement on page 300](#)
- [The options Statement on page 307](#)
- [The paramset Statement on page 312](#)
- [The save Statement on page 313](#)
- [The print Statement on page 328](#)
- [The set Statement on page 329](#)
- [The shell Statement on page 330](#)
- [The statistics Statement on page 330](#)

The alter and altergroup Statements

You modify individual parameters for devices, models, circuit, and subcircuit parameters during a simulation with the `alter` statement. The modifications apply to all analyses that follow the `alter` statement in your netlist until you request another parameter modification. You also use the `alter` statement to change the following `options` statement temperature parameters and scaling factors:

- `temp`
- `tnom`
- `scale`
- `scalem`

You can use the `altergroup` statement to respecify device, model, and circuit parameter statements that you want to change for subsequent analyses. You can also change subcircuits if you do not change the topology.

Changing Parameter Values for Components

To change a parameter value for a component device or model, you specify the device or model name, the parameter name, and the new parameter value in the `alter` statement. You can modify only one parameter with each `alter` statement, but you can put any number of `alter` statements in a netlist. The following example demonstrates `alter` statement syntax:

```
SetMag alter dev=Vt1 param=mag value=1
```

- `SetMag` is the unique netlist name for this `alter` statement. (Like many Spectre statements, each `alter` statement must have a unique name.)
- The keyword `alter` is the primitive name for the `alter` statement.
- `dev=Vt1` identifies `Vt1` as the netlist name for the component statement you want to modify. You identify an instance statement with `dev` and a `model` statement with `mod`. When you use the `alter` statement to modify a circuit parameter, you leave both `dev` and `mod` unspecified.
- `param=mag` identifies `mag` as the parameter you are modifying. If you omit this parameter, the Spectre simulator uses the first parameter listed for each component in the Spectre online help as the default.
- `value=1` identifies `1` as the new value for the `mag` parameter. If you leave `value` unspecified, it is set to the default for the parameter.

Changing Parameter Values for Models

To change a parameter value for model files with the `altergroup` statement, you list the device, model, and circuit parameter statements as you would in the main netlist. Within an alter group, each model is first defaulted and then the model parameters are updated. You cannot nest alter groups. You cannot change from a model to a model group and vice versa. The following example demonstrates `altergroup` statement syntax:

```
ag1 altergroup {
    parameters p1=1
    model myres resistor r1=1e3 af=p1
    model mybsim bsim3v3 lmax=p1 lmin=3.5e-7
}
```

The following example shows the full replacement of models using the `altergroup` statement:

```
ff_25 altergroup {
    include "../models/corner_ff"
}
```

For each model or device being altered, the parameters are first defaulted and then set to the new values. The parameter dependencies are updated and maintained.

You can include files into the alter group and can use the `simulator lang=spice` command to switch language mode. For more details on the `include` command, see the Spectre online help (`spectre -h include`). A model defined in the netlist has to have the same model name and primitive type (such as `bsim2`, `bsim3`, or `bjt`) in the alter group. For model groups, you can change the number of models in the group. You cannot change from a model to a model group and vice versa. For details on model groups, see the Spectre online help (`spectre -h bsim3v3`).

If you include a file containing multiple corners using `altergroup`, you can use the `+mp <numprocesses>` command-line option to distribute the simulation across multiple machines. Spectre automatically detects the farm environment (LSF, SGE, RTDA, or Network Computer) and distributes the simulation statements to the specified number of child processes. If a farm environment is not detected, Spectre uses the `fork` option to distribute the corner simulation by creating multiple jobs on a single system.

Further Examples of Changing Component Parameter Values

This example changes the `is` parameter of a model named `SH3` to the value `1e-15`:

```
modify2 alter mod=SH3 param=is value=1e-15
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The following examples show how to use the `param` default in an `alter` statement. The first parameter listed for resistors in the Spectre online help is the default. For resistors, this is the resistance parameter `r`.

Consequently, if `R1` is a resistor, the following two `alter` statements are equivalent:

```
change1 alter dev=R1 param=r value=50
change1 alter dev=R1 value=50
```

Changing Parameter Values for Circuits

When you change a circuit parameter, you use the same syntax as when you change a device or model parameter except that you do not enter a `dev` or a `mod` parameter.

This example changes the ambient temperature to 0°C:

```
change2 alter param=temp value=0
```

The following table describes the circuit parameters you can change with the `alter` statement:

Parameter	Description
<code>temp</code>	Ambient temperature
<code>tnom</code>	Default measurement temperature for component parameters
<code>scalem</code>	Component model scaling factor
<code>scale</code>	Component instance scaling factor

Note: If you change `temp` or `tnom` using an `alter` statement, all expressions with `temp` or `tnom` are reevaluated.

The `ic` and `nodeset` Statements

The Spectre simulator lets you provide state information to the DC and transient analyses. You can specify two kinds of state information:

■ Initial conditions

The `ic` statement lets you specify values for the starting point of a transient analysis. The values you can specify are voltages on nodes and capacitors, and currents on inductors.

■ Nodesets

Nodesets are estimates of the solution you provide for the DC or transient analyses. Unlike initial conditions, their values have no effect on the final results. Nodesets usually act only as aids in speeding convergence, but if a circuit has more than one solution, as with a latch, nodesets can bias the solution to the one closest to the nodeset values.

Setting Initial Conditions for All Transient Analyses

You can specify initial conditions that apply to all transient analyses in a simulation or to a single transient analysis. The `ic` statement and the `ic` parameter described in this section set initial conditions for all transient analyses in the netlist. In general, you use the `ic` parameter of individual components to specify initial conditions for those components, and you use the `ic` statement to specify initial conditions for nodes. You can specify initial conditions for inductors with either method. Specifying `cmin` for a transient analysis does not satisfy the condition that a node has a capacitive path to ground.

Note: Do not confuse the `ic` parameter for individual components with the `ic` parameter of the transient analysis. The latter lets you select from among different initial conditions specifications for a given transient analysis.

Specifying Initial Conditions for Components

You can specify initial conditions in the instance statements of capacitors, inductors, and windings for magnetic cores. The `ic` parameter specifies initial voltage values for capacitors and current values for inductors and windings. In the following example, the initial condition voltage on capacitor `Cap13` is set to two volts:

```
Cap13 11 9 capacitor c=10n ic=2
```

Specifying Initial Conditions for Nodes

You use the `ic` statement to specify initial conditions for nodes or initial currents for inductors. The nodes can be inside a subcircuit or internal nodes to a component.

The following is the format for the `ic` statement:

```
ic signalName=value ...
```

The format for specifying signals with the `ic` statement is similar to that used by the `save` statement. This method is described in detail in [Saving Main Circuit Signals](#) on page 313. Consult this discussion if you need further clarification about the following example.

```
ic Voff=0 X3.7=2.5 M1:int_d=3.5 L1:l=1u
```

This example sets the following initial conditions:

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- The voltage of node `Voff` is set to 0.
- Node 7 of subcircuit `X3` is set to 2.5 V.
- The internal drain node of component `M1` is set to 3.5 V. (See the following table for more information about specifying internal nodes.)
- The current for inductor `L1` is set to 1 μ .

Specifying initial node voltages requires some additional discussion. The following table tells you the internal voltages you can specify with different components.

Component	Internal Node Specifications
BJT	<code>int_c</code> , <code>int_b</code> , <code>int_e</code>
BSIM	<code>int_d</code> , <code>int_s</code>
MOSFET	<code>int_d</code> , <code>int_s</code>
GaAs MESFET	<code>int_d</code> , <code>int_s</code> , <code>int_g</code>
JFET	<code>int_d</code> , <code>int_s</code> , <code>int_g</code> , <code>int_b</code>
Winding for Magnetic Core	<code>int_Rw</code>
Magnetic Core with Hysteresis	<code>flux</code>

Supplying Solution Estimates to Increase Speed

You use the `nodeset` statement to supply estimates of solutions that aid convergence or bias the simulation towards a given solution. You can use nodesets for all DC and initial transient analysis solutions in the netlist. The `nodeset` statement has the following format:

```
nodeset signalName=value ...
```

Values you can supply with the `nodeset` statement include voltages on topological nodes, including internal nodes, and currents through voltage sources, inductors, switches, transformers, N-ports, and transmission lines.

The format for specifying signals with the `nodeset` statement is similar to that used by the `save` statement. This method is described in detail in [Saving Main Circuit Signals](#) on page 313. Consult this discussion if you need further clarification about the following example.

```
nodeset Voff=0 X3.7=2.5 M1:int_d=3.5 L1:1=1u
```

This example sets the following solution estimates:

- The voltage of node `voff` is set to 0.
- Node 7 of subcircuit X3 is set to 2.5 V.
- The internal drain node of component M1 is set to 3.5 V. (See the table in the [ic statements](#) section of this chapter for more information about specifying internal nodes.)
- The current for inductor L1 is set to 1 μ .

Specifying State Information for Individual Analyses

You can specify state information for individual analyses in two ways:

- You can use the `ic` parameter of the transient analysis to choose which previous specifications are used.
- You can create a state file that is read by an individual analysis.

Choosing Which Initial Conditions Specifications Are Used for a Transient Analysis

The `ic` parameter in the transient analysis lets you select among several options for which initial conditions to use. You can choose the following settings:

Parameter Setting	Action Taken
<code>dc</code>	Initial conditions specifiers are ignored, and the existing DC solution is used.
<code>node</code>	The <code>ic</code> statements are used, and the <code>ic</code> parameter settings on the capacitors and inductors are ignored.
<code>dev</code>	The <code>ic</code> parameter settings on the capacitors and inductors are used, and the <code>ic</code> statements are ignored.
<code>all</code>	Both the <code>ic</code> statements and the <code>ic</code> parameters are used. If specifications conflict, <code>ic</code> parameters override <code>ic</code> statements.

Specifying State Information with State Files

You can also specify initial conditions and estimate solutions by creating a state file that is read by the appropriate analysis. You can create a state file in two ways:

- You can instruct the Spectre simulator to create a state file in a previous analysis for future use.

- You can create a state file manually in a text editor.

Telling the Spectre Simulator to Create a State File

You can instruct the Spectre simulator to create a state file from either the initial point or the final point in an analysis. To write a state file from the initial point in an analysis, use the `write` parameter. To write a state file from the final point, use the `writefinal` parameter. Each of the following two examples writes a state file named `ua741.dc`. The first example writes the state file from the initial point in the DC sweep, and the second example writes the state file from the final point in the DC sweep.

```
Drift dc param=temp start=0 stop=50.0 step=1 readns="ua741.dc" write="ua741.dc"
Drift dc param=temp start=0 stop=50.0 step=1 readns="ua741.dc"
writefinal="ua741.dc"
```

Creating a State File Manually

The syntax for creating a state file in a text editor is simple. Each line contains a signal name and a signal value. Anything after a pound sign (#) is ignored as a comment. The following is an example of a simple state file:

```
# State file generated by Spectre from circuit file 'wilson'
# during 'stepresponse' at 5:39:38 PM, Jan 21, 1992.
1          .588793510612534
2          1.17406247989272
3          14.9900516233357
pwr        15
vcc:p      -9.9483766642647e-06
```

Reading State Files

To read a state file as an initial condition, use the `read` transient analysis parameter. To read a state file as a nodeset, use the `readns` parameter. This example reads the file `intCond` as initial conditions:

```
DoTran_z12 tran start=0 stop=0.003 \
    step=0.00015 maxstep=6e-06 read="intCond"
```

This second example reads the file `soluEst` as a nodeset.

```
DoTran_z12 tran start=0 stop=0.003 \
    step=0.00015 maxstep=6e-06 readns="soluEst"
```

Special Uses for State Files

State files can be useful for the following reasons:

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- You can save state files and use them in later simulations. For example, you can save the solution at the final point of a transient analysis and then continue the analysis in a later simulation by using the state file as the starting point for another transient analysis.
- You can use state files to create automatic updates of initial conditions and nodesets.

The following example demonstrates the usefulness of state files:

```
altTemp alter param=temp value=0
Drift dc param=temp start=0 stop=50.0 step=1 readns="ua741.dc0" write="ua741.dc0"
XferVsTemp xf param=temp start=0 stop=50.0 step=1 load freq=1kHz
readns="ua741.dc0"
```

The first analysis computes the DC solution at T=0C, saves it to a file called `ua741.dc0`, and then sweeps the temperature to T=50C. The transfer function analysis (`xf`) resets the temperature to zero. Because of the temperature change, the DC solution must be recomputed. Without the use of state files, this computation might slow the simulation because the only available estimate of the DC solution would be that computed at T=50C, the final point in the DC sweep. However, by using a state file to preserve the initial DC solution at T=0C, you can enable the Spectre simulator to compute the new DC solution quickly. The computation is fast because the Spectre simulator can use the DC solution computed at T=0C to estimate the new solution. You can also make future simulations of this circuit start quickly by using the state file to estimate the DC solution. Even if you have altered a circuit, it is usually faster to start the DC analysis from a previous solution than to start from the beginning.

Setting IC Priority Order

By default, if you specify an initial condition file with the `readic` parameter, initial conditions from the file are used, and the `ic` statements specified in the netlist are ignored. You can set the `options` statement parameter `icpriority` to `netlist`, (`icpriority=netlist`) to enable the simulator give precedence to the `ic` statements specified in the netlist. Similarly, if you specify the nodesets in a file using `readns`, and the `icpriority` parameter is set to `netlist`, then the nodeset statements in the netlist get higher priority.

Following is the order of precedence (from highest to lowest) when the `icpriority` parameter is set to `netlist`:

- `ic` statements in the netlist file
- `readic`
- `nodeset` statements specified in the netlist file
- `readns`

Following is the order of precedence (from highest to lowest) when the `icpriority` parameter is set to `file`:

- `readic`
- `ic` statements in the netlist file
- `readns`
- `nodeset` statements specified in the netlist file

The info Statement

You can generate lists of component parameter values with the `info` statement. With this statement, you can access the values of input, output, and operating-point parameters and print the node capacitance table. These parameter types are defined as follows:

- **Input parameters**
Input parameters are those you specify in the netlist, such as the given length of a MOSFET or the saturation current of a bipolar resistor.
- **Output parameters**
Output parameters are those the simulator computes, such as temperature-dependent parameters and the effective length of a MOSFET after scaling.
- **Operating-point parameters**
Operating-point parameters are those that depend on the operating point.
- **Node Capacitance Table**
The node capacitance table displays the capacitance between the nodes of a circuit.

You can also list the minimum and maximum values for the input, output, and operating-point parameters, along with the names of the components that have those values.

Parameter Setting	Action Taken
<code>what=oppoint</code>	Prints the oppoint parameters. Other possible values are <code>none</code> , <code>inst</code> , <code>models</code> , <code>input</code> , <code>output</code> , <code>nodes</code> , <code>all</code> , <code>terminals</code> , <code>captab</code> , <code>parameters</code> , <code>primitives</code> , <code>subckts</code> , <code>assert</code> , and <code>allparameters</code> .

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Parameter Setting	Action Taken
<code>where=logfile</code>	Prints the parameters to the logfile. Other possible values are <code>nowhere</code> , <code>screen</code> , <code>file</code> , and <code>rawfile</code> .
<code>file="%C:r.info.what"</code>	File name when <code>where=file</code> .
<code>save=all</code>	Saves all signals to output. Other possible values are <code>lvl</code> , <code>allpub</code> , <code>lvlpub</code> , <code>selected</code> , and <code>none</code> .
<code>nestlvl</code>	Specifies levels of subcircuits to report. The default value is <code>infinity</code> .
<code>extremes=yes</code>	Prints minimum and maximum values. Other possible values are <code>no</code> and <code>only</code> .
<code>title=test</code>	Prints <code>test</code> as the title of the analysis in the output file.

Specifying the Parameters You Want to Save

You specify parameters you want to save with the `info` statement `what` parameter. You can give this parameter the following settings:

Setting	Action
<code>none</code>	Lists no parameters
<code>inst</code>	Lists input parameters for instances of all components
<code>models</code>	Lists input parameters for models of all components
<code>input</code>	Lists input parameters for instances and models of all components
<code>output</code>	Lists effective and temperature-dependent parameter values
<code>nodes</code>	The output is a terminal-to-node map
<code>all</code>	Lists input and output parameter values
<code>oppoint</code>	Lists operating-point parameters
<code>terminals</code>	The output is a node-to-terminal map
<code>captab</code>	Prints node-to-node capacitance
<code>parameters</code>	Lists top level circuit parameters and their values.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Setting	Action
<code>primitives</code>	Lists model parameters, oppoint parameters, output parameters, instance parameters, region parameters, and terminal names of a primitive. No parameter values are printed.
<code>subckts</code>	Lists subcircuit parameters and terminal names.
<code>allparameters</code>	Lists top level circuit and subcircuit parameters and their values.

The `info` statement gives you some additional options. You can use the `save` parameter of the `info` statement to specify groups of signals whose values you want to list. For more information about `save` parameter options, consult [Saving Groups of Signals](#) on page 319. Finally, you can generate a summary of maximum and minimum parameter values with the `extremes` option.

Specifying the Output Destination

You can choose among several output destination options for the parameters you list with the `info` statement. With the `info` statement `where` parameter, you can

- Display the parameters on a screen
- Send the parameters to a log file, to the raw file, or to a file you create

When the `info` statement is called from a transient analysis or used inside of a sweep, the name of the `info` analysis is prepended by the parent analysis. If the `file` option is used to save the results, use the `%A` percent code (described in [“Description of Spectre Predefined Percent Codes”](#) on page 317) in the filename to prevent the file from being overwritten.

For example, the following `info` statement

```
tempSweep sweep param=temp start=27 stop=127 step=10 {dc1 dc dcInfo info
what=oppoint where=file file="infodata.%A"}
```

produces

```
infodata.tempSweep-000_dcInfo
infodata.tempSweep-001_dcInfo
infodata.tempSweep-002_dcInfo
infodata.tempSweep-003_dcInfo
```

and so on...

Examples of the info Statement

You format the `info` statement as follows:

```
StatementName info parameter=value
```

The following example tells the Spectre simulator to send the maximum and minimum input parameters for all models to a log file:

```
Inparams info what=models where=logfile extremes=only
```

For a complete description of the parameters available with the `info` statement, consult the lists of analysis and control statement parameters in the Spectre online help (`spectre -h`).

Printing the Node Capacitance Table

The Spectre simulator allows you to print node capacitance to an output file. This can help you in identifying possible causes of circuit performance problems due to capacitive loading.

The capacitance between nodes x and y is defined as

$$C_{xy} = - \frac{\partial q_x}{\partial v_y}$$

where q_x is the sum of all charges in the terminal connected to node x , and v_y is the voltage at node y .

The total capacitance at node x is defined as

$$C_{xx} = \frac{\partial q_x}{\partial v_x}$$

where charge q_x and voltage v_x are at the same node x .

Use the `captab` analysis to display the capacitance between the nodes in your circuit. This is an option in the `info` statement. Here is an example of the `info` settings you would set to perform a `captab` analysis:

Parameter Setting	Action Taken
<code>what=captab</code>	Performs <code>captab</code> analysis. The default value is <code>oppoint</code> .

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Parameter Setting	Action Taken
<code>where=logfile</code>	Prints the parameters to a logfile. Other possible values are <code>nowhere</code> , <code>screen</code> , and <code>file</code> . The value <code>rawfile</code> is not supported for node capacitance.
<code>title=captab</code>	Prints <code>captab</code> as the title of the analysis in the output file.
<code>threshold=0</code>	Specifies the threshold capacitance value. The nodes for which the total node capacitance is below the threshold value will not be printed in the output table.
<code>detail=node</code>	Prints the capacitance for only the specified node. Other possible values are <code>nodetoground</code> : Prints the capacitance only for node-to-ground. <code>nodetonode</code> : Prints the capacitance for all nodes.
<code>sort=value</code>	Sorts the <code>captab</code> output according to value. The other possible value is <code>name</code> .

For a complete list of `captab` parameters and values, consult the Spectre online help (`spectre -h`).

Use the `infotimes` option of the transient analysis when you bind the `captab` analysis to a transient analysis. This runs the `captab` analysis at specified time intervals. The syntax for the `infotimes` option is

```
infotimes=[x1, x2...]
```

where `x1` and `x2` are time points for which the `info` analysis should be performed. The following is an example of binding a `captab` analysis to a transient analysis.

```
tran1    tran    stop=1μ infotimes=[0.1μ 0.5μ] infoname=capInfo
capInfo  info    what=captab where=file  file='capNodes'detail=nodetonode
```


Output Table

The output for the `captab` analysis is printed in the following format:

- The first column displays the names of the two nodes (From_node:To_Node).
- The second column displays the fixed (linear) capacitance between the two nodes.
- The third column is the variable (non-linear) capacitance between the two nodes.

- The last column displays the total capacitance between the nodes.

Table 8-1 Displays the output for the circuit below when `detail=nodetocode`:



In this circuit, the total capacitance at node 2 (n2:n2 in the table) is

$$C_1 + C_2 + C_3 = 5p$$

The total capacitance between node 2 and node 1 (n2:n1) is

$$C_2(\text{Linear}) + C_3(\text{Non-Linear}) = 3p$$

Table 8-2 Node Capacitance Table Sorted by Value

n2:n2	Fixed=2p	Variable=3p	Sum=5p
n2:n1	Fixed=2p	Variable=1p	Sum=3p
n1:n1	Fixed=3.5p	Variable=1p	Sum=4.5p
n1:0	Fixed=1p	Variable=0	Sum=1p
n1:n2	Fixed=2p	Variable=1p	Sum=3p
n1:n3	Fixed=0.5p	Variable=0	Sum=0.5p
n3:n3	Fixed=1.5p	Variable=0	Sum=1.5p

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

n3:0	Fixed=1p	Variable=0	Sum=1p
n3:n1	Fixed=0.5p	Variable=0	Sum=0.5p

The total node capacitance at nodes 1, 2, and 3 is represented by the rows n1:n1, n2:n2, and n3:n3 respectively.

There is no entry for n3:n2, which means there is no capacitance between these two nodes.

Table 7-1 is sorted by value. The rows are first grouped according to node names – the rows with the same From_Node are kept in a group. The row depicting the total capacitance at each node is always displayed first in the group, and the row displaying the node-to-ground capacitance is second. The remaining rows within each group are sorted in descending order of the Sum value.

Note: If the threshold is set to 2p (thresh=2p), the row n1:n3 will not be printed because the capacitance between the nodes is less than the threshold. The row n1:0 will be printed since the node-to-ground capacitance is always printed. The group n3:n3, n3:0, and n3:n1 will not be printed because the total node capacitance at node 3 (n3:n3) is less than the threshold.

If you sort the table by name (sort=name), it would look as follows:

Table 8-3 Node Capacitance Table Sorted by Name

n1:n1	Fixed=3.5p	Variable=1p	Sum=4.5p
n1:0	Fixed=1p	Variable=0	Sum=1p
n1:n2	Fixed=2p	Variable=1p	Sum=3p
n1:n3	Fixed=0.5p	Variable=0	Sum=0.5p
n2:n2	Fixed=2p	Variable=3p	Sum=5p
n2:0	Fixed=0	Variable=2p	Sum=2p
n2:n1	Fixed=2p	Variable=1p	Sum=3p
n3:n3	Fixed=1.5p	Variable=0	Sum=1.5p
n3:n0	Fixed=1p	Variable=0	Sum=1p
n3:n1	Fixed=0.5p	Variable=0	Sum=0.5p

In this case, the `From_Node : To_Node` column is sorted alpha-numerically. However, the row depicting the total capacitance at each node is always displayed first in the group, and the row displaying the node-to-ground capacitance is second.

The options Statement

To enter initial parameters for your simulation that you do not specify in your environment variables or on your command line, you use the `options` statement. You can control parameters in a number of areas with the `options` statement:

- Parameters that specify tolerances for accuracy
- Parameters that control temperature
- Parameters that select output data
- Parameters that help solve convergence difficulties
- Parameters that control error handling and annotation
- Parameters that control method of threshold voltage (`vth`) computation for MOS device. For BSIM3v3, BSIM4, PSP102 PSP103, and BSIMCMG. Spectre supports `vth` from model equation (`std`) or constant current `vth` (`vthcc`). Otherwise, Spectre only supports 'std' computation.
- Parameters that specify the process options including `tnom`, `scale`, and `scalem`. When these process parameters are specified in a subcircuit in the MTS mode, they are locally scoped to that subcircuit only.

For a complete list of the parameters you can set with the `options` statement, consult the Spectre online help (`spectre -h`).

options Statement Format

The `options` statement format is

Name options parameter=value ...

where

Name

The unique name you give to the `options` statement. The Spectre simulator uses this name to identify this statement in error or annotation messages

<code>options</code>	Primitive name for this control statement.
<code>Parameter=value</code>	Value you choose for the parameter. You can enter any number of parameter specifications with a single <code>options</code> statement.

options Statement Example

```
Examp options rawfmt=psfbin audit=brief temp=30 \  
      save=lv1pub nestlvl=3 rawfile=%C:r.raw useprobes=no
```

The example sets the `rawfmt`, `audit`, `temp`, `save`, `nestlvl`, `rawfile`, and `useprobes` parameters for an `options` statement named `Examp`. The backslash (\) at the end of the first line is a line continuation character. Nonnumerical parameter values are chosen from the possible values listed in the Spectre online help (`spectre -h`).

Performing Parasitic Reduction

You can use the `parasitics` option or the `+parasitics` command-line option to set the parasitics for RC reduction globally, as shown below.

```
Opt options parasitics=on
```

or

```
spectre +aps +parasitics input.scs
```

If you specify both the `parasitics` option and the `+parasitics` command-line option, the `+parasitics` command-line option takes higher precedence.

You can also perform parasitic reduction of instances and subcircuits with the scope specified for MTS. For example:

```
Opt options parasitics=off  
Opt1 options parasitics=on inst=[x1]  
Opt2 options parasitics=10 subckt=[subckt1]
```

In the above example, parasitic RC reduction is disabled globally, however, parasitic RC reduction is performed for subcircuit instance `x1` and subcircuit `subckt1`. So, if there are three subcircuit instances in the netlist, for example, `x1`, `x2`, and `x3`, and the following is specified, the parasitics RC reduction takes effect on `x1`, and not on `x2` and `x3`:

```
Opt options parasitics=on inst=[x1]
```

In the following example, parasitic RC reduction is performed globally, however, it is not performed for the subcircuit instance `x1` and subcircuit `sub1`:

```
opt1 options parasitics=on
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
opt2 options parasitics=off inst=[x1]
opt2 options parsitics=off sub=sub1
```

To perform parasitic reduction of instances and subcircuits with the scope specified for MTS, you need to specify `+mts` at the command line, as shown below.

```
% spectre +aps +mts....
```

When the above is specified, and you also use the `+parasitics` command-line option, the `parasitics` option takes higher precedence over the `+parasitics` command-line option. However, if `parasitics` is specified as a global option, then the `+parasitics` command-line option has the higher priority.

Setting Tolerances

You need to set tolerances if the Spectre simulator's default settings do not suit your needs. This section tells you how to make the needed adjustments. If you need to examine default tolerances for any Spectre parameters, you can find them in the Spectre online help (`spectre -h`).

Setting Tolerances with the options Statement

The following `options` statement parameters control error tolerances:

<code>reltol</code>	One of the Spectre simulator's convergence criteria is that the difference between solutions in the last two iterations for a given time must be sufficiently small. With <code>reltol</code> , you set the maximum relative tolerance for values computed in the last two iterations. The default for <code>reltol</code> is 0.001.
<code>iabstol</code> and <code>vabstol</code>	These parameters set absolute, as opposed to relative, tolerances for differences in the computed values of voltages and currents in the last two iterations. These parameter values are added to the tolerances specified by <code>reltol</code> . They let the Spectre simulator converge when the differences accepted by <code>reltol</code> approach zero. You can also set these values with the <code>quantity</code> statement.

Specifying Hierarchical Delimiters

You can use the `hier_delimiter` option to specify a hierarchical delimiter to represent the nodes inside a subcircuit hierarchy in your netlist. If you do not specify the `hier_delimiter`

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

This file is located and read from the following locations:

1. From the installation directory `<install_dir>/spectre/etc/configs`. This file is always read.
2. From the path specified using the `+config` command-line option. This file is always read. If you specify multiple files using the `+config` command-line option, all files are read by Spectre.
3. From one of the following locations, in the given order of precedence:
 - ❑ CSF search path, if `csfLookUpConfig` is specified
 - ❑ Working directory
 - ❑ Home directory

Note: For example, if a config file is located in the CSF search path, working directory, and home directory, Spectre will only read the config file from CSF and ignore the config files located in the home and working directories.

Therefore, if a configuration file exists at all the above locations, Spectre will read at least three configuration files.

Computing the Constant Current

Spectre supports the following options to compute the constant current (Vth):

Option Name	Description	Default Value
<code>ivthn</code>	NMOS Vth current parameter	0.0A
<code>ivthp</code>	PMOS Vth current parameter	0.0A
<code>ivthw</code>	Width offset for the constant current Vth	0.0m
<code>ivthl</code>	Length offset for the constant current Vth	0.0m
<code>ivth_vdsmin</code>	The minimum Vds in constant current Vth calculation	0.05V
<code>vthmod</code>	Vth output selector. This option is used to switch the output of the Vth between the model equation Vth and constant current Vth definitions. This is an enum with two possible values, <code>std</code> and <code>vthcc</code> .	<code>vthcc</code>

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The following model parameters are added to the models that support constant current threshold (Vth) calculation:

Parameter Name	Description
ivth	Vth current parameter. The default value is taken from the options ivthn or ivthp, depending on the type of the model.
ivthw	Width offset for the constant current Vth
ivthl	Length offset for the constant current Vth
ivth_vdsmin	The minimum Vds in constant current Vth calculation
vthmod	Vth output selector

Note: The model parameters have higher priority over the options. The options are used as default values for the model parameters. It is recommended not to use the constant current Vth method because it may impact simulation performance.

The paramset Statement

For the `sweep` analysis only, the `paramset` statement allows you to specify a list of parameters and their values. This can be referred by a `sweep` analysis to sweep the set of parameters over the values specified. For each iteration of the sweep, the netlist parameters are set to the values specified by a row. The values have to be numbers, and the parameters' names have to be defined in the input file (netlist) before they are used. The `paramset` statement is allowed only in the top level of the input file.

The syntax is

```
Name paramset {  
    list of netlist parameters  
    list of values foreach netlist parameter  
    list of values foreach netlist parameter ...  
}
```

Here is an example of the `paramset` statement:

```
parameters p1=1 p2=2 p3=3  
data paramset {  
    p1 p2 p3  
    5 5 5  
    4 3 2  
}
```

Combining the `paramset` statement with the `sweep` analysis allows you to sweep multiple parameters simultaneously; for example, power supply voltage and temperature.

The save Statement

You can save signals for individual nodes and components or save groups of signals.

Saving Signals for Individual Nodes and Components

You can include signals for individual nodes and components in the save list by placing `save` statements (not to be confused with the `save` parameter) in your netlist. When you specify signals in a `save` statement, the Spectre simulator sends these signals to the output raw file, as long as the `nestlvl` setting does not filter them.

Note: When multiple `save` statements are specified in the netlist file, they are executed in the order they appear in the netlist.

In this section, you will learn how to save the following:

- Voltages for individual nodes
- Charge on a node
- All signals for an individual component
- Selected signals for an individual component

The syntax for the `save` statement varies slightly, depending on whether the requested data is from the main circuit or a subcircuit.

Saving Main Circuit Signals

The `save` statement general syntax has the following arguments. You can specify more than one argument with a single `save` statement, and you can mix the types of arguments in a single statement.

```
save signalName...  
save signalName:q | dynamic  
save compName...  
save compName:modifier...  
save subcircuitName:terminalIndex...
```

- *signalName* is generally the netlist name of a node whose voltage you want to save. If the specified node name is not unique (an instance in the netlist has the same name), the Spectre circuit simulator saves the node. If the signal name is specified with the modifier `q` or `dynamic`, it saves the charge on the node instead of the voltage. For example `save 7:q` or `save 7:dynamic` saves the charge for the node named 7.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- *compName* is the netlist name of a component whose signals you want to save.
- *modifier* specifies signals you want to save for a particular component. It can have the following types of values:

- ☐ A terminal name

Terminal names for components are the names for nodes in component instance definitions. You can find instance definitions for each component in the component parameter listings in the Spectre online help (`spectre -h`). For example, the following is the instance definition of a microstrip line. The terminal names are `t1`, `b1`, `t2`, and `b2`.

```
Name t1 b1 t2 b2 msline parameter=value...
```

- ☐ A terminal index

The terminal index is a number that indicates where a terminal is in the instance definition. You give the first terminal a terminal index of *1*, the second a terminal index of *2*, and so on. In this example, the terminal indexes are *1* for `sink` and *2* for `src`.

```
Name sink src isource parameter=value...
```

- ☐ A name of an operating-point parameter (from the lists of parameters for each component in the Spectre online help)
- ☐ The name of a Verilog[®]-A internal variable
- ☐ One of the following keywords:

<code>currents</code>	To save all currents of the device
<code>static</code>	To save resistive currents of the device
<code>displacement</code>	To save capacitive currents of the device
<code>dynamic</code>	To save charge or flux of the device
<code>oppoint</code>	To save the operating points of the device
<code>probe</code>	To measure current of the device with a probe
<code>pwr</code>	To save power dissipated on a circuit, subcircuit, or device
<code>all</code>	To save all signals of the device

- *subcircuitName* is the instance name of a subcircuit call. Saving terminal currents for subcircuit calls is the same as saving terminal currents for other instance statements

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

except that you must identify individual terminal currents you want to save by the terminal index.

Note: To save all terminal currents for subcircuit calls, you use a `save` statement or specify the `subcktprobelvl` parameter in an `options` statement. The `currents=all` option of the `options` statement saves currents only for devices.

Saving Subcircuit Signals

To save a subcircuit,

- Give a full path to the subcircuit name. Start with the highest level subcircuit and identify the signals you want to save at the end of the path. Separate each name with a period.

Examples of the `save` Statement

The following table shows you examples of `save` statement syntax. When you specify node names, the Spectre simulator saves node voltages. Currents are identified by the terminal node name or the index number.

Exception: Currents through probes take the name of the probe.

save Statement	Action
<code>save 7</code>	Saves voltage for a node named 7.
<code>save 7:q</code>	Saves the charge on the node named 7.
<code>save Q4:currents</code>	Saves all terminal currents associated with component Q4.
<code>save Q4:c:static</code>	Saves resistive terminal currents associated with component Q4.
<code>save D8:cap</code>	Saves the junction capacitance for component D8. (Assumes D8 is a diode, and, therefore, <code>cap</code> is an operating-point parameter.)
<code>save Q5 D9:oppoint</code>	Saves all signal information for component Q5 and the operating-point parameters for component D9.
<code>save Q1:c</code>	Saves the collector current for component Q1. (Example assumes Q1 is a BJT, and, therefore, <code>c</code> is a terminal name.)

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

save Statement	Action
<code>save Q1:1</code>	Same effect as the previous statement. Saves the collector current for component <code>Q1</code> . Identifies the terminal with its terminal index instead of its terminal name.
<code>save M2:d:displacement</code>	Saves capacitive current associated with the drain terminal of component <code>M2</code> . (Example assumes <code>M2</code> is a MOSFET, so <code>d</code> is a terminal name.)
<code>save Q3:currents M1:all</code>	Saves all currents for component <code>Q3</code> and all signals for component <code>M1</code> .
<code>save F4.S1.BJT3:oppoint</code>	Saves operating-point parameters for device <code>BJT3</code> . <code>BJT3</code> is in subcircuit <code>S1</code> . Subcircuit <code>S1</code> is nested within subcircuit <code>F4</code> .

Saving Individual Currents with Current Probes

A current probe is a component that measures the current passing between two nodes. Its effect is like placing an amp meter on two points of a circuit. It creates a new branch in the circuit between the two nodes, forces the voltages on the two nodes to be equal, and then measures the flow of current.

When to Use Current Probes


Use a probe instead of a `save` statement under the following circumstances:

- If you want increased flexibility for giving currents descriptive names
With a current probe, you can name the current anything you want. With a `save` statement, the name of the current must have a `:name` suffix.
- If you are saving measurements for current-controlled components
- If you are saving currents for an AC analysis
- If you are saving measurements for a current that passes between two parts of a circuit but not through a terminal

The following example inserts a current probe to measure the current flowing between A and B. Because there is no component between A and B, there is no other way to

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

measure this current except to insert a current probe that has an identical current to the one you want to measure.



Example

```
Name in out iprobe
```

Name	The unique netlist name for the current probe component. The measured current also receives this name.
in	Input node of the probe.
out	Output node of the probe.
iprobe	Primitive name of the component.

In the following example, the current probe measures the current between nodes `src` and `in`, names the measured current `Iin`, and saves `Iin` to the raw file.

```
Iin src in iprobe
```

Note: You can also direct the Spectre simulator to save currents with probes with a `save` statement option. For further information, see the description of [save statement keywords](#) in this chapter.

Saving Power

To save power dissipated on a circuit, subcircuit, or device, you use the `pwr` parameter. Power is calculated only during DC and transient analyses. The results are saved as a waveform, representing the instantaneous power dissipated in the circuit, subcircuit, or device.

Formatting the `pwr` Parameter

The syntax for the `pwr` parameter is illustrated by the following examples.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

To save the power dissipated on a device or instance of a subcircuit, the syntax is

```
save instance_name:pwr
```

To save the total power, the syntax is

```
save :pwr
```

You can explicitly save particular power variables. For example:

```
save :pwr x1:pwr x1.x2.m1:pwr
```

This statement saves three power signals:

- total power dissipated (:pwr)
- power dissipated in the x1 subcircuit instance (x1:pwr)
- power dissipated in the x1.x2.m1 MOSFET

Power Options

The `pwr` parameter in the `options` statement can also be used to save power. The following table shows the five possible settings for the `pwr` option:

Setting	Action
all	The total power, the power dissipated in each subcircuit, and the power dissipated in each device is saved.
subckts	The total power and the power dissipated in each subcircuit is saved.
devices	The total power and the power dissipated in each device is saved.
total	The total power dissipated in the circuit is calculated and saved.
none	No power variable is calculated or saved. This is the default setting.

For example:

```
opts options pwr=total
save x1:pwr
```

This creates two power signals, `:pwr` (generated by the `options` statement) and `x1:pwr` (generated by the `save` statement).

Saving Groups of Signals

To save groups of signals as results, use the `save` and `nestlvl` parameters. Specify which signals you want to save with the `save` parameter. Use the `nestlvl` parameter when you save signals in subcircuits. The `nestlvl` parameter specifies how many levels deep into the subcircuit hierarchy you want to save signals.

You can set these parameters as follows:

- In `options` statements

If you set the `save` and `nestlvl` parameters with an `options` statement, the setting applies to signal data from all analyses that follow that statement in the netlist.

- In most analysis statements

If you set the `save` and `nestlvl` parameters with an analysis statement, the setting applies to that analysis only. It overrides any previous `save` or `nestlvl` settings.

Formatting the `save` and `nestlvl` Parameters

The syntax for both the `save` and `nestlvl` parameters is illustrated by the following `options` statement:

```
setting1 options save=lvlpub nestlvl=2
```

The `save` Parameter Options

The following table shows the possible settings for the `save` parameter:

Setting	Action
<code>none</code>	Does not save any data (currently does save one node chosen at random).
<code>selected</code>	Saves only signals specified with <code>save</code> statements. This is the default setting.
<code>lvlpub</code>	Saves all signals that are normally useful up to <code>nestlvl</code> deep in the subcircuit hierarchy. This option is equivalent to <code>allpub</code> for subcircuits. Normally useful signals include shared node voltages and currents through voltage sources and iprobes.
<code>lvl</code>	Saves all signals up to <code>nestlvl</code> deep in the subcircuit hierarchy. This option is relevant for subcircuits.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Setting	Action
allpub	Saves only signals that are normally useful. Normally useful signals include shared node voltages and currents through voltage sources and iprobes.
all	Saves all signals.
nooutput	Does not output any simulation results other than measurements. For the nooutput option to have effect, it needs to be defined globally.

Use `lv1` or `all` (instead of `lv1pub` or `allpub`) to include internal node voltages and currents through other components that compute current.

Use `lv1pub` or `allpub` to exclude signals at internal nodes on devices (the internal collector, base, emitter on a BJT, the internal drain and source on a FET, etc). `lv1pub` and `allpub` also exclude the currents through inductors, controlled sources, transmission lines, transformers, etc.

Note: Setting the `save` parameter value to `selected` without any `save` statements in the netlist is not equivalent to specifying no output. Currently, the Spectre simulator saves all circuit nodes and branch currents with this combination of settings.

If you specify the `save` parameter in a `tran` statement, Spectre, by default, saves all the data in the design. If you specify a parameter as a value to the `save` parameter, then Spectre rounds off the value to the nearest integer, assigns it to an enum type, and generates a warning message. For example:

```
simulator lang=spectre insensitive=yes
R1 1 2 resistor r=1k
R2 2 0 resistor r=1k
V1 1 0 vsource dc=1

tran tran stop=1u save=tttotal

simulator lang=spice
.probe v(2)
.param tttotal=1.1ns
simulator lang=spectre
```

In the above example, `tttotal` has been specified as a value to the `save` parameter. Spectre will round off 1.1ns to 1, assign it to enum type `lv1` and generate a warning message.

The following table displays how Spectre will round off the values and assign them to various enum types:

Specified Value	Rounded Off Value	Enum Type Assigned
0-0.4	0	all

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

0.5-1.4	1	lvl
1.5-2.4	2	allpub
2.5-3.4	3	lvlpub
3.5-4.4	4	selected
4.5-5.4	5	none
5.5-6.4	6	nooutput
>6.5	Invalid enumeration, ignore	Invalid enumeration, Ignore

Saving Subcircuit Signals

To save groups of signals for subcircuits, you must adjust two parameter settings:

- Set the `save` parameter to either `lvl` or `lvlpub`.
- Set the `nestlvl` parameter to the number of levels in the hierarchy you want to save. The default setting for `nestlvl` is infinity, which saves all levels.

Saving Groups of Currents

The `currents` parameter of the `options` statement computes and saves terminal currents. You use it to create settings for currents that apply to all terminals in the netlist.

For two-terminal components, the Spectre simulator saves only the first terminal (entering) currents. You must use a `save` statement or use the global `redundant_currents` parameter of the `options` statement to save data for the second terminal of a two-terminal component. For more information about the `save` statement, see [“Saving Signals for Individual Nodes and Components”](#) on page 255.

Setting the currents Parameter

The `currents` parameter has the following options:

Setting	Action
<code>selected</code>	Saves only currents that you specifically request with <code>save</code> statements or <code>save</code> parameters. Also saves naturally computed “branch” currents (currents through current probes, voltage sources, and inductors). This is the default setting.
<code>nonlinear</code>	Saves all terminal currents for nonlinear devices, naturally computed “branch” currents (currents through current probes, voltage sources, and inductors), and currents you specify with <code>save</code> statements. Can significantly increase simulation time.
<code>all</code>	Saves all terminal currents and currents available from <code>selected</code> settings to the raw file. Can significantly increase simulation time.

Note: Currently, if you set the `currents` parameter value to `nonlinear` or `all` and do not specify a `save` parameter value in an `options` statement, the Spectre simulator saves circuit nodes as well as the currents you requested. This might change in future releases of the Spectre simulator.

Examples of the currents Parameter

You use the following syntax for the `currents` parameter in the `options` statement. For more information about the `options` statement, see the parameter listings in the Spectre online help (`spectre -h`).

- The Spectre simulator saves all terminal currents for nonlinear components, currents specified with the `save` statement, and routinely computed currents.

```
opt1 options currents=nonlinear
```

- The Spectre simulator saves all terminal currents.

```
opt2 options currents=all
```

Setting Multiple Current Probes

Sometimes you might need to set a large number of current probes. This could happen, for example, if you need to save a number of ACs. (Current probes can find such small signal

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

currents when they are not normally computed.) You can specify that all currents be calculated with current probes by placing `useprobes=yes` in an `options` statement.

Setting multiple current probes can greatly increase the DC and transient analysis simulation times. Consequently, this method is typically used only for small circuits and AC analysis.

Important

Adding probes to circuits that are sensitive to numerical noise might affect the solution. In such cases, an accurate solution might be obtained by reducing `reltol`.

Saving Subcircuit Terminal Currents

You use the `subcktprobelvl` parameter to control the calculation of terminal currents for subcircuits. Current probes are added to the terminals of each subcircuit, up to `subcktprobelvl` deep.

Note: If you use the `subcktprobelvl` parameter to compute the terminal currents for inline subcircuits, ensure that the `useprobes` option is set to `no`, otherwise, the device terminal currents are not plotted in ADE automatically.

Using Wildcards in the Save Statement

Wildcards provide a way to specify a pattern of a set of names without having to know all the names themselves. For example, the pattern `X1.X2.*` can match all node voltages in the subcircuit `X1.X2`.

You can use wildcards in Spectre for saving signals selectively and thus reducing runtime, memory usage, and disk space.

The syntax for using wildcards is:

```
save {X[:param] [depth=depth] [sigtype=node|subckt|dev|all] [devtype=devicetype]
      [subckt=subname] [exclude=exclude] [compression=yes|no] [ports=yes|no]
      [filter=none|rc] [logic=yes] [vlth=value] [vhth=value] [probelvl=value]}
```

where

<i>X</i>	Hierarchical name of a node/device/subcircuit.
<i>param</i>	Device operating point parameter or a device or subcircuit terminal current.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<i>X</i>	Hierarchical name of a node/device/subcircuit.
<i>depth</i>	Depth of expression matching, i.e. if <i>X:param</i> is a wildcard expression, $\text{depth}(X:param) = \text{depth}(X) = (\text{number of } . \text{ in } X) + 1$.
<i>sigtype</i>	Type of the hierarchical name <i>X</i> in the wildcard expression <i>X:param</i> . Default: <i>node</i>
<i>devicetype</i>	Type of device for which signals are to be saved.
<i>subname</i>	The subcircuit this save statement applies to. Setting this parameter is equivalent to defining the statement within the subcircuit declaration. Only one subcircuit name is allowed in a save statement. To declare more than one subcircuit, put them into separate save statements using the <i>subckt</i> parameter. You cannot use wildcards or brackets when using the <i>subckt</i> parameter to specify the subcircuit name.
<i>exclude</i>	Node or element names to be excluded from the save statement. You can use wildcards and brackets when using the <i>exclude</i> parameter to specify the node or element names.
<i>compression</i>	Define whether the signals need to be compressed. Default is <i>no</i> .
<i>ports</i>	Output port information for the specified subcircuits. For example, <i>save x1* subckt=sub1 ports=yes</i> . Default is <i>no</i> .
<i>filter</i>	Filter out the nodes that are connected only to parasitic elements from the output signal list. Wildcards are allowed.
<i>logic</i>	Sets up a logic probe on nodes for the specified quantity. The results are stored in a waveform output file. The <i>logic</i> argument only applies to node voltages and is ignored for all other signal types.
<i>vlth</i>	Low voltage threshold (<i>vlth</i>) specifies the voltage threshold for the logic 0 (zero) state. The 0 (logic <i>vlth</i>) state is probed if the node voltage is less than or equal to <i>vlth</i> . If the node voltage is between <i>vlth</i> and <i>vhth</i> , the X state is probed. If either <i>vlth</i> or <i>vhth</i> is not specified, then the <i>save</i> statement is ignored.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<code>X</code>	Hierarchical name of a node/device/subcircuit.
<code>vhth</code>	High voltage threshold (<code>vhth</code>) specifies the voltage threshold for the logic 1 (one) state. The 1 (logic <code>vhth</code>) state is probed if the node voltage is greater than or equal to <code>vhth</code> . If the node voltage is between <code>vlth</code> and <code>vhth</code> , the X state is probed.
<code>probelvl</code>	Saves the terminal current for all terminals connected to the specified terminal at a specified depth.

Spectre supports the following wildcard pattern matching characters:

* – matches any string including the empty string and the hierarchical delimiter `.'

? – matches any character including `.'

For a wildcard expression `X:param`, * and ? is supported in the hierarchical name `X` and not for `param`.



Caution

Be careful when using wildcards in the save statement since saving too much data can degrade Spectre performance or cause out-of-memory problems.

Hierarchical Current Probing

You can use the `save` statement to probe terminal currents hierarchically at a specified depth. You can specify the depth using the `probelvl` option to obtain the terminal current for all terminals connected to the specified terminal at that depth. The following is the syntax for obtaining the terminal currents:

```
save X:terminal probelvl=value
```


Here, `X` is the subcircuit name, `terminal` is the subcircuit terminal, and `value` is the depth of the terminal that is connected to the subcircuit terminal.

You can also save the currents of all terminals that are connected to a node by specifying the node name, as shown below.

```
save nodeName:currents probelvl=value
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Consider a scenario where terminal A is connected to terminals B, C, D, and E. In addition, terminal E is connected to terminals F and G, as shown in the following figure:



To probe all terminal currents that are connected to terminal A till the third-level depth, you can specify the following:

```
save X1:A probelvl=3
```

To save the currents of all terminals that are connected to node nA, you can use the following save statement:

```
save nA:currents probelvl=2
```

The above statement will save the currents of all terminals connected to node nA, that is, A, X, Y, B, C, D, and E.

Examples of the Save Statement with Wildcard Patterns

Save Statement with Wildcard Pattern Action

```
save x*
```

Saves the voltages of all nodes whose name starts with x, e.g. xout, x10.n1, x1.x2.x3.n31.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<code>save x*.*1</code>	Saves the voltages of all nodes from level 2 and above (where 1 is the top level) whose name starts with <code>x</code> and ends in 1, e.g. <code>x1.n1</code> , <code>x1.x2.x3.n31</code> .
<code>save *</code>	Saves all node voltages from all hierarchical levels, e.g. <code>xout</code> , <code>x10.n1</code> , <code>x1.x2.x3.n31</code> .
<code>save *:1 sigtype=dev</code>	Saves all currents through the first terminal of the devices.
<code>save x*.*1 depth=5</code>	saves the voltages of all nodes from level 2 to level 5 whose name starts with <code>x</code> and ends in 1, e.g. <code>x1.n1</code> , <code>x1.x2.x3.x4.n31</code> but not <code>x1.x2.x3.x4.x5.n41</code>
<code>save x*.*1 depth=1</code>	Saves nothing.
<code>save x*.*1 sigtype=subckt</code>	Saves all terminal currents of subcircuits from level 2 and above whose name starts with <code>x</code> and ends in 1', e.g. <code>x1.x21:2</code> , <code>x1.x2.x31:3</code>
<code>save x*.*1 sigtype=dev</code>	Saves all available device information including the terminal currents and the operating point parameters for devices from level 2 and above whose name starts with <code>x</code> and ends in 1, e.g. <code>x1.x2.m1:1</code> , <code>x1.x2.x3.m31:oppoint</code> .
<code>save * sigtype=all</code>	Saves all node voltages, subcircuit terminal currents and all available device information including terminal currents and operating point parameters.
<code>save *:c devtype=bjt</code>	Saves all collector currents.
<code>save x1*:vds devtype=bsim3v3</code>	Saves <code>vds</code> of all <code>bsim3v3</code> devices whose name starts with <code>x1</code> .
<code>save I3.I*.M*:oppoint devtype=mos903</code>	Saves the operating point parameters of all <code>mos903</code> devices from level 3 and above (where 1 is the top level) whose name matches the pattern.
<code>save * sigtype=node subckt=osc</code>	Saves node voltages for all instances of the subcircuit <code>osc</code> , but no node voltage is saved outside these instances including the top level.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<code>save m* sigtype=dev subckt=inv</code>	Saves information for all devices <code>m*</code> contained in the instances of the subcircuit <code>inv</code> . For example, <code>I1.m1:1</code> is saved but not <code>I1.v1:p</code> and <code>mos1:d</code> .
<code>save * exclude=[I1* I2*]</code>	Saves voltages for all nodes except the nodes whose hierarchical path starts with <code>I1</code> and <code>I2</code> . For example, <code>net5</code> , <code>I3.out</code> , and <code>I5.I1.osc</code> are saved, but <code>I1.net5</code> , <code>I2.net9</code> , and <code>I100</code> are not saved.
<code>save * exclude=[v*] subckt=mem depth=1</code>	Saves voltages for all nodes except the nodes <code>v*</code> in all the instances of subcircuit <code>mem</code> . Hierarchy levels saved are the top level of subcircuit <code>mem</code> and one level below. For example, if <code>I1.I2</code> is an instance of <code>mem</code> , <code>I1.I2.net5</code> is saved, but not <code>I1.I2.v1</code> and <code>I1.I2.I3.net8</code> .
<code>save X1:A probelvl=3</code>	Saves all terminal currents that are connected to terminal <code>A</code> of subcircuit <code>X1</code> , till the third-level depth.

The print Statement

You can print signal and instance data to an output file by using the `print` statement. You can use the `print` statement for AC, DC, transient, noise, and sweep analyses.

You format the print statement as follows:

```
print item ... [,item] ,name=mytran {to="filename" | addto="filename"}  
[precision="%15g"]
```

where

<code>item</code>	<code>V(node1[, node2])</code> <code>I(terminal)</code> <code>Param</code> <code>Expression</code>
<code>V(node1[, node2])</code>	Node voltage to be printed.
<code>I(terminal)</code>	Terminal current to be printed.
<code>Param</code>	Parameter value to be printed.
<code>Expression</code>	Expression to be printed.
<code>name</code>	Analysis to be printed.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<code>to</code>	Name of the output file. This file will overwrite any existing files with the same name.
<code>addto</code>	Name of the file to which output is to be appended.
<code>precision</code>	Precision of the numerical values to be printed.

Use the following syntax to access noise parameters:

`<noise_analysis_name>:<parameter_name>`

where

`parameter_name` can be `out` (output noise), `in` (input noise), `F` (noise factor), or `NF` (noise figure).

Examples

```
print im(I(vd1)),im(I(vd2)),im(I(vd3)), name=ac1 to="ac.out"
```

prints the imaginary parts of the current.

```
print I(vd), name=dc1 to="dc.out" precision="%15g"
```

prints the current.

```
print noise:out, name=noise to="noise.out"
```

prints the output noise.

The set Statement

Except for temperature parameters and scaling factors, you use the `set` statement to modify any `options` statement parameters you set at the beginning of the netlist. The new settings apply to all analyses that follow the `set` statement in the netlist.

You can change the initial settings for the state of the simulator by placing a `set` statement in the netlist. The `set` statement is similar to the `options` statement that sets the state of the simulator, but it is queued with the analysis statements in the order you place them in the netlist.

You use the `set` statement to change previous `options` or `set` statement specifications. The modifications apply to all analyses that follow the `set` statement in the netlist until you request another parameter modification. The `set` and `options` statements have many identical parameters, but the `set` statement cannot modify all `options` statement

parameters. The parameter listings in the Spectre online help tell you which parameters you can reset with the `set` statement.

The following example demonstrates the `set` statement syntax. This example turns off several annotation parameters.

```
Quiet set narrate=no error=no info=no
```

- `Quiet` is the unique name you give to the `set` statement.
- The keyword `set` is the primitive name for the `set` statement.
- `narrate`, `error`, and `info` are the parameters you are changing.

Note: If you want to change `temp` or `tnom`, use the `alter` statement.

The shell Statement

The shell analysis passes a command to the operating system command interpreter given in the `SHELL` environment variable. The command behaves as if it were typed into the Command Interpreter Window, except that any `%X` codes in the command are expanded first.

The default action of the shell analysis is to terminate the simulation.

The following is the syntax for the shell statement:

```
Name shell parameter=value ...
```

The statistics Statement

The statistics blocks allow you to specify batch-to-batch (process) and per- instance (mismatch) variations for netlist parameters. These statistically varying netlist parameters can be referenced by models or instances in the main netlist and can represent IC manufacturing process variation or component variations for board-level designs. For more information about the `statistics` statement, see [“Specifying Parameter Distributions Using Statistics Blocks”](#) on page 208.

Specifying Output Options

This chapter discusses the following topics:

- [Signals as Output](#) on page 332
- [Listing Parameter Values as Output](#) on page 332
- [Preparing Output for Viewing](#) on page 334
- [Accessing Output Files](#) on page 336

Signals as Output

Signals are quantities that the simulator must determine to solve the network equations formulated to represent the circuit. The signals must be known before other output data can be computed.

Signals are mainly the physically meaningful quantities of interest to the user, such as the voltages on the topological nodes and naturally computed branch currents (such as those for inductors and voltage sources).

Other examples of signals are the voltages at the internal nodes of components and the terminal currents computed by using current probes at device or subcircuit terminals.

Note: If there are more than four terminals on a device (such as `vbic`, `hbt`, or `bta_soi`), the fifth and higher terminals do not return actual currents but return 0.0.

You can save signals and include them as simulation results. Signals you can save include the following:

- Voltages at topological nodes
- All currents
- Other quantities that the Virtuoso® Spectre® circuit simulator computes to determine the operating point and other analysis data

For more information on saving signals, see [“The save Statement”](#) on page 255.

Saving all AHDL Variables

If you want to save all the ahdl variables belonging to all the ahdl instances in the design, set the `saveahdlvars` option to `all` using a Spectre `options` command. For example:

```
Saveahdl options saveahdlvars=all
```

Listing Parameter Values as Output

You can generate lists of component parameter values with the `info` statement. With this statement, you can access the values of input, output, and operating-point parameters. These parameter types are defined as follows:

- Input parameters

Input parameters are those you specify in the netlist, such as the given length of a MOSFET or the saturation current of a bipolar resistor.

■ Output parameters

Output parameters are those the simulator computes, such as temperature-dependent parameters and the effective length of a MOSFET after scaling.

■ Operating-point parameters

Operating-point parameters are those that depend on the operating point.

You can also list the minimum and maximum values for the input, output, and operating-point parameters, along with the names of the components that have those values.

Specifying the Parameters You Want to Save

You specify parameters you want to save with the `info` statement `what` parameter. You can give this parameter the following settings:

Setting	Action
<code>none</code>	Lists no parameters.
<code>inst</code>	Lists input parameters for instances of all components.
<code>models</code>	Lists input parameters for models of all components.
<code>input</code>	Lists input parameters for instances and models of all components.
<code>output</code>	Lists effective and temperature-dependent parameter values.
<code>all</code>	Lists input and output parameter values.
<code>oppoint</code>	Lists operating-point parameters.
<code>terminals</code>	The output is a node-to-terminal map.
<code>nodes</code>	The output is a terminal-to-node map.

The `info` statement gives you some additional options. You can use the `save` parameter of the `info` statement to specify groups of signals whose values you want to list. For more information about `save` parameter options, consult [“Saving Groups of Signals”](#) on page 261. Finally, you can generate a summary of maximum and minimum parameter values with the `extremes` option.

Specifying the Output Destination

You can choose among several output destination options for the parameters you list with the `info` statement. With the `info` statement `where` parameter, you can

- Display the parameters on a screen
- Send the parameters to a log file, to the raw file, or to a file you create

Examples of the info Statement

You format the `info` statement as follows:

```
StatementName info parameter=value..
```

The following example tells the Spectre simulator to send the maximum and minimum input parameters for all models to a log file:

```
Inparams info what=models where=logfile extremes=only
```

For a complete description of the parameters available with the `info` statement, consult the lists of analysis and control statement parameters in the Spectre online help (`spectre -h`).

Preparing Output for Viewing

In this section, you will learn how to format output data files so you can view them with a postprocessor.

Output Formats Supported by the Spectre Simulator

You can choose from among the following format settings for output data files or directories. The default setting is `psfbin`. In the MMSIM 6.1 and succeeding releases, the Spectre simulator can create PSF files of unlimited size for all analyses.

Option	Format
<code>fsdb</code>	Fast Signal Database format. This format is supported for transient analyses only. This format can be viewed in nWave and Sandwork.
<code>nutascii</code>	Nutmeg–ASCII (SPICE3 standard output)
<code>nutbin</code>	Nutmeg–binary (SPICE3 standard output)
<code>psfascii</code>	Cadence parameter storage format (PSF)–ASCII

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Option	Format
psfbin	Cadence parameter storage format (PSF)–binary
psfbinf	Cadence lowered precision parameter storage format
psfxl	Cadence parameter storage XLformat.
sst2	Signal Scan Turbo2 format. This format is supported for transient analyses only. This format can be viewed in Simvision and the Virtuoso Visualization and Analysis tool.
tr0ascii	TR0 ASCII (HSPICE) format
uwi	Unified Waveform Interface format. This format is supported for transient, ac, noise, DC, info, montecarlo, sweep, and RF analyses.
wdf	Waveform Data format. This format is supported for transient analyses only.
wsfascii	Cadence waveform storage format (WSF)–ASCII
wsfbin	Cadence® waveform storage format (WSF)–binary

For `wsfbin`, `wsfascii`, `psfbin`, and `psfascii` formats, the Spectre circuit simulator creates output files with extension `.tran` in the raw directory. The Spectre simulator overwrites existing files and directories with the same extension.

For `sst2`, `fsdb`, and `wdf` formats, the Spectre simulator creates output files with extensions `.trn`, `.fsdb`, and `.wdf` respectively.

PSF XL is a new Cadence waveform format which provides a high compression rate for large circuit designs. PSF XL is supported by the Virtuoso® Visualization and Analysis tool (available in the IC 6.1.3 release). RTSF is a PSF extension that can plot extremely large datasets (where signals have a large number of data points, for example 10 million) within seconds. RTSF is applicable to the `psfbin`, `psfbinf`, and `psfxl` formats, and is available with the visualization tool in IC 6.1.2 and later releases. You can enable RTSF by using the `+rtsf` option.

If the Spectre simulator cannot open files or create the necessary directories, it stops.

For further information about the Nutmeg format, consult the *Nutmeg Users' Manual* (available from the University of California, Berkeley).

You can use nWave or Sandwork to view outputs in the `fsdb` and `wdf` formats. For all other formats, you can use any waveform viewer in the Cadence IC flow.

Defining Output File Formats

You can redefine the output file format in two ways:

- With a `spectre` command you type from the command line or place in an environment variable
- With an `options` statement you put in the netlist

You use the `options` statement in the netlist to override an environment default setting, and you use the `spectre` command at run time to override any settings in the netlist. The parameter values you enter are the same for either method.

Example Using the `spectre` Command

The following example shows you how to set `format` options with the `spectre` command. This statement, which you type at the command line or place in an environment variable, directs the Spectre simulator to run a simulation on a circuit named `circuitfile` and format the results in binary Nutmeg.

```
spectre -format nutbin circuitfile
```

The following statement shows you how to specify the `uwi` format with the `spectre` command. This statement directs the Spectre circuit simulator to run the simulation on the circuit named `in.ckt` and write the output in the user-defined format `saf`. The library path is specified as `/hm/mtzakova/libUWI.so`.

```
spectre -format uwi -uwifmt saf -uwilib /hm/mtzakova/libUWI.so in.ckt
```

The following statement specifies multiple output formats simultaneously.

```
spectre -f uwi -uwifmt saf:wdf:fsdb -uwilib /hm/user1/libUWI.so in.ckt
```

Example Using the `options` Statement

You set format options with the `rawfmt` parameter of the `options` statement as shown in the following example. This statement, which you place in the netlist, instructs the Spectre simulator to create an output file in binary Nutmeg. For more information about the `options` statement, see the parameter listings in the Spectre online help (`spectre -h`).

```
Settings options rawfmt=nutbin
```

Accessing Output Files

After you run a simulation, you will want access to results of the various analyses you specified. To access these results, you need to know the names of the files and directories

where the Spectre simulator stores these results. In this section, you will learn how the Spectre simulator names its output directories and files and how you can change these naming conventions to fit your needs. The information in this section applies to `psf` and `wsf` formats.

How the Spectre Simulator Creates Names for Output Directories and Files

When you create a netlist, you give the netlist a filename. When you simulate the circuit, the Spectre simulator adds the suffix `.raw` to this filename to create the name of the output directory for the simulation. For example, results from the simulation of a file named `input.scs` are stored in a directory named `input.raw`.

In the output directory, results from each analysis you specify are stored in separate files. The root of each filename is the name you gave the analysis in the netlist, and the suffix for each filename is the type of analysis you specified. For example, if you run the following analysis, the Spectre simulator stores the results in a file named `Sparams.sp`:

```
Sparams sp start=100M stop=100G dec=100
```

For the `sweep` and `montecarlo` analyses, the names of the filenames are a concatenation of the parent analysis name, the iteration number, and the child analysis name. For example,

```
sweep1 sweep param=temp values=[-25 50]{
    dcOp dc
}
```

creates `sweep1_000_dcOp.dc` and `sweep1_001_dcOp.dc`.

The following example contains a number of analysis statements from a netlist. It shows the name of the output file the Spectre simulator creates for each analysis. In some cases, the Spectre simulator creates more than one output file for an analysis. This is because the

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

analysis statement contains a parameter that specifies that certain output information be sent to a file.

```
// ANALYSES
// DC operating point
OpPoint.dc  --> OpPoint dc print=yes oppoint=rawfile readns="ua741.dc"
              \
              write="ua741.dc"
Drift.dc    --> Drift dc start=0 stop=50.0 step=1 param=temp \
              nestlvl=0
XferVsTemp.xf --> XferVsTemp xf start=0 stop=50 step=1 probe=Rload \
              param=temp freq=1k

// Gain
LoopGain.ac --> please1 alter dev=Vfb param=mag value=1 annotate=no
              LoopGain ac start=1 stop=10M dec=10 nestlvl=0
              please2 alter dev=Vfb param=mag value=0 annotate=no

XferVsFreq.xf --> // XF
              XferVsFreq xf start=1 stop=10M dec=10 probe=Rload

StepResponse.tran --> // Transient
              StepResponse tran stop=250u oppoint=rawfile
              please3 alter dev=Vin param=type value=sine
              SineResponse tran stop=150u errpreset=moderate \
              method=trap
SineResponse.tran
```

Results File

Description

logFile	Log file (identifies output file format)
OpPoint.info	Nonlinear device DC operating-point file
OpPoint.dc	Node voltages at the operating point
Drift.dc	DC sweep
XferVsTemp.xf	Transfer function versus temperature
LoopGain.ac	AC analysis
XferVsFreq.xf	Transfer function versus frequency
StepResponse.tran	Transient analysis
StepResponse.info	Operating-point information for transient analysis
SineResponse.tran	Transient analysis

Filename for SPICE Input Files

If you specify analyses with standard SPICE syntax, the name of the output file for the first instance of each type of analysis is the same as the name shown in the following table:

SPICE Analysis	Output Filename
.OP	opBegin.dc
.AC	frequencySweep.ac
.DC	srcSweep.dc
.TRAN	timeSweep.tran

Note: These names have special significance to the Cadence analog design environment.

If you request multiple unnamed analyses using SPICE syntax, the names are constructed by appending a sequence integer to the name of the analysis type and further adding the dot extension that is appropriate for the analysis. For example, multiple AC analyses would generate this sequence of files: `frequencySweep.ac`, `ac2.ac`, `ac3.ac`, `ac4.ac`, and so on.

Specifying Your Own Names for Directories

You might want to specify a name for an output directory that is different from the name of your netlist. (For example, if you use the same netlist in more than one simulation, you probably want different names for the output files.) You can specify names in two ways:

- You can specify your directory name from the command line or in an environment variable with the `spectre` command `-raw` option. For example, if you want your output directory to be named `test.circuit.raw`, you start your simulation as follows:

```
spectre -raw test.circuit inputFile
```
- You can set the `rawfile` parameter of the `options` statement. For example, the following `options` statement creates an output directory named `test.circuit.raw`:

```
Setup options rawfile="test.circuit"
```

Note: The Spectre simulator has some additional features that help you manage data by letting you systematically specify or modify filenames. For more information about these features, see [Chapter 13, “Managing Files.”](#)

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Running a Simulation

This chapter discusses the following topics:

- [Running Spectre in 64-Bit](#) on page 342
- [Starting Simulations](#) on page 343
- [Checking Simulation Status](#) on page 346
- [Interrupting a Simulation](#) on page 346
- [Recovering from Transient Analysis Terminations](#) on page 347
- [Controlling Command Line Defaults](#) on page 351

Running Spectre in 64-Bit

You can run 64-bit software using any of the following two methods:

- [Using the -64 Command Line Option](#) on page 342
- [Using the CDS_AUTO_64BIT Environment Variable](#) on page 342

Important

Before you run 64-bit software, verify that all required patches are installed by running the *System Configuration Checking Tool* script, `checkSysConf`. This script is in your local installation of Cadence software, at the following location:

```
your_install_dir/bin/checkSysConf MMSIM13.1
```

`MMSIM13.1` is a parameter expected by the script.

The *System Configuration Checking Tool* is also available on the Cadence Online Support system. All required patches must be installed for the 64-bit executables to work correctly.

Using the -64 Command Line Option

For example, run Spectre using the following command:

```
your_install_dir/bin/spectre -64 mem.scs
```

Using the CDS_AUTO_64BIT Environment Variable

Do the following:

1. Set the environment variable `CDS_AUTO_64BIT {ALL|NONE|"list" | INCLUDE: "list" | EXCLUDE: "list"}` to select 64-bit executables.

ALL	Runs all applications as 64-bit, where available. The list of applications available is in: <code>your_install_dir/bin/64bit</code>
NONE	Runs all applications as 32-bit.
"list"	Runs only the executables included in the list, where available, as 64-bit. <i>list</i> is a list of case-sensitive executable names delimited by comma(,), semi-colon(;), or colon(:).
INCLUDE: "list"	Runs all applications in the list as 64-bit, where available.

`EXCLUDE: "list"` Runs all applications as 64-bit, where available, except the applications in the list.

Examples:

```
setenv CDS_AUTO_64BIT spectre
setenv CDS_AUTO_64BIT EXCLUDE:"si"
```

2. Run Spectre using the following command:

```
your_install_dir/bin/spectre
```

Note: If `-32` is specified at the command line, then the `CDS_AUTO_64BIT` environment variable is ignored and all applications are run as 32-bit.

Starting Simulations

To start a simulation, you type the `spectre` command at the command line with the following syntax:

```
spectre +spice options inputfile
```

The `spectre` command starts a simulation of *inputfile*. The simulation includes any options you request. For a given simulation, the `spectre` command options override any settings in default environment variables or `options` statement specifications.

The `+spice` option ensures that Spectre is invoked with the SPICE-compatible parser. In addition, it also

- sets `tnom` and `temp` to 25C
- sets parameter inheritance to global rather than the Spectre default of local. This means that global parameter definitions override local ones.
- sets flags on all device models to be SPICE compatible.
- enforces `.IC` statements and initial conditions on elements for DC and OP analyses. By default, Spectre only forces initial conditions if the DC analysis `force` option is set.

The following example starts a simulation of the input file `test1`.

```
spectre +spice test1
```

Specifying Simulation Options

Many simulation runs require more complicated instructions than the previous example. Virtuoso® Spectre® circuit-simulator-run options can be specified in two ways. Which method you use depends on the run option.

- You specify some Spectre options by typing a minus (-) in front of the option. The (-v) in the following example specifies that version information be printed for the simulation of circuit `test1`.

```
spectre -v test1
```

- You activate some Spectre options by typing a plus (+) before the option. You deactivate these options by typing a minus (-) before the option. For example, the following `spectre` command starts a simulation run for circuit `test1`. In this simulation, the Spectre simulator sets checkpoints but does not print error messages:

```
spectre +checkpoint -error test1
```

Some Spectre options have abbreviations. You can find these abbreviations in [Chapter 2, “Spectre Command Options,”](#) of the *Spectre Circuit Simulator Reference* manual. For example, you can type the previous command as follows:

```
spectre +cp -error test1
```

Specific `spectre` command options are discussed throughout this guide. For a complete list of options and formats, see [Chapter 2, “Spectre Command Options,”](#) of the *Spectre Circuit Simulator Reference* manual.

Using License Queuing

You can turn on license queuing by using the `lqtimeout` command line option:

```
spectre +lqtimeout time
```

If a license is not available when you begin a simulation job, the Spectre circuit simulator waits in queue for a license for the specified time. If you specify the value 0 for this option, the Spectre circuit simulator waits indefinitely for a license. The `lqtimeout` option has no default value for the standalone Spectre circuit simulator. If you invoke Spectre through the Analog Design Environment, the default value for `lqtimeout` is 900 seconds.

You can use the `lqsleep` option to specify the interval (in seconds) at which the Spectre circuit simulator should check for license availability. The default value for `lqsleep` is 30 seconds.

```
spectre +lqsleep interval
```

For more information on any of the above options, see `spectre -h`.

Suspending a Simulation Automatically When Disc Space is Low

You can use the `+disc_check` command-line option to suspend a simulation when the disc space is lower than the specified threshold. When Spectre finds the available disc space to be less than the specified threshold value, it immediately suspends the simulation and generates a warning message. You can free up the disc space and type `kill -s CONT <pid>` at the command line to resume the simulation.

The threshold value can be set using the `disc_check_thresh` option in the `options` statement, as follows:

```
Opts options disc_check_thresh=1E9
```

The above statement sets the disc space threshold value to 1 gigabytes. The default value for the option `disc_check_thresh` is 1M.

Suspending and Resuming Licenses

You can direct Spectre to release licenses when suspending a simulation job. This feature is aimed for users of simulation farms, where the licenses in use by a group of lower priority jobs may be needed for a group of higher priority jobs. To enable this feature, simply start Spectre with the `+lsuspend` command line option. Press `ctrl+z` to suspend the simulation run and release the Spectre license. All licenses are checked in. To resume simulation, press `fg`. These keystrokes may not work if you have changed the default key bindings.

You can also use the `kill` command to suspend and resume the simulation. You can suspend a simulation with `kill -s TSTP <pid>`. To resume the simulation, type `kill -s CONT <pid>`.

In Virtuoso® Analog Design Environment, the `lqtimeout` and `lqsleep` options are controlled by the following options:

```
spectre.envOpts lsuspend boolean t
spectre.envOpts licQueueTimeOut string "900"
spectre.envOpts licQueueSleep string "30"
```

Determining Whether a Simulation Was Successful

When the Spectre simulator finishes a simulation, it sets the shell status variable to one of the following values:

- 0 If the Spectre simulator completed the simulation normally

- 1 If the Spectre simulator stopped any analysis because of an error
- 2 If the Spectre simulator stopped the simulation early because of a Spectre error condition
- 3 If a Spectre simulation was stopped by you or by the operating system

Checking Simulation Status

If you want to check the status of a simulation during a run, type the following UNIX command:

```
% kill -USR1 PID
```

PID is the Spectre process identification number, which you can find by activating the UNIX `ps` utility.

The Spectre simulator displays the status information on the screen or sends it to standard output if it cannot write to the screen. If you check the status from a remote terminal, the Spectre simulator also writes the status to the `SpectreStatus` file in the directory from which the Spectre simulator was called. The Spectre simulator deletes this file at termination of the run.

Note: You can also give Spectre netlist instructions to display some status information. For more information, consult the Spectre online help about the `sweep` and `steps` options for the `annotate` parameter. You can set the `annotate` parameter for most Spectre analyses.

Interrupting a Simulation

If you want to stop the Spectre simulator while a simulation is running, do one of the following:

- Send an INT signal with your interrupt character.

The interrupt character is usually `Control-c`. You can get information about the interrupt character for your system with the UNIX `stty` utility.

- Send the INT signal with a `kill(1)` command.

When you use either of these commands, the Spectre simulator prepares the incomplete output data file for reading by the postprocessor and then stops the simulation.



Caution

Do not stop the Spectre simulator with a kill -9 command. This command stops the simulation before the Spectre simulator can prepare the output files for reading by the postprocessor.

Recovering from Transient Analysis Terminations

If a transient analysis ends before a successful conclusion, you can recover the work that is completed and restart the analysis. The Spectre simulator needs saved state or checkpoint files to perform this recovery. State files save the current state of the simulation whereas checkpoint files save only the circuit operating point and simulation time at the specified point during the simulation. When re-starting an aborted simulation with a saved state file, convergence issues, glitches, and potential inaccuracies associated with the checkpoint mechanism are prevented.

You can change the netlist parameters (global, subcircuit, instance), temperature, simulation tolerances, and stop time between savestate and restart. You cannot change the topology and the platform you are running the simulation on.

This section tells you how to create saved state and checkpoint files. It also tells you how to restart a simulation after a transient analysis termination.

Creating Saved State Files

You can save the current state of the system periodically during a simulation, so that if the simulation is interrupted, you can re-run the simulation from the last saved point. You can also use the save state feature to run a simulation up to a point, and then re-run the last portion of the simulation several times to investigate how the circuit responds to different stimuli. You can try various accuracy settings for different time periods to get the best performance for your simulation.

To create a saved state file,

1. Enable save state by typing `+savestate` as a command line argument to the `spectre` command that starts the simulation. Savestate is enabled by default.
2. Specify the time points and file to save the state to:

```
analysisName tran stop=stoptime [ [saveperiod=time] | [savetime=[time1  
time2...]] | [saveclock=clock_time] ] [savefile=filename.srf]
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

where

If you specify	Spectre
<code>saveperiod=<i>time</i></code>	generates a saved state file at the specified transient simulation time interval. Only the last generated saved state file is kept.
<code>savetime=[<i>time1 time2...</i>]</code>	generates a saved state file at each specified time point and suffixes ascending numbers to the file name (<i>filename.srf#</i>) where #=0, 1, 2...
<code>saveclock=<i>clock_time</i></code>	generates a saved state file at the specified real time interval. Default value is 30 minutes for Spectre. Spectre APS does not have any time limit for the <code>saveclock</code> period.
<code>savefile=<i>filename.srf</i></code>	saves the state to the specified file. Default name is <code>%C.%A.srf</code> where <code>%C</code> is the input circuit file name and <code>%A</code> is the analysis name.
<code>savefile=<i>filename</i></code>	saves the state to file <i>filename@time1</i> , <i>filename@time2</i> and so on. Default name is <code>%C.%A.srf_@time1</code> , <code>%C.%A.srf_@time2...</code> where <code>%C</code> is the input circuit file name and <code>%A</code> is the analysis name.

If more than one time point parameter is specified, the Spectre circuit simulator utilizes the parameters in the order as given in the table above – i.e., `saveperiod`, `savetime`, and then `saveclock`.

By default, the Spectre simulator creates checkpoint files every 30 minutes during a transient analysis. In the case of Spectre APS, the `saveclock` period is set to infinity due to which, checkpoint files are not created unless `saveclock` is specifically set to a smaller value. The Spectre simulator deletes the savestate files when the simulation ends successfully.

The Spectre simulator attempts to save the state file after QUIT, TERM, INT, or HUP interrupts. After other interrupt signals, the Spectre simulator might be unable to save the state file.

Creating checkpoint Files

This section talks about the following ways to create checkpoint files:

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- Automatically, with defaults and `options` statement settings
- From the command line during a simulation
- For specific analyses with netlist instructions

This section also tells you how to restart a simulation after a transient analysis termination.

Reactivating Automatic Recovery for a Single Simulation

If you have deactivated the default setting (by putting the `-checkpoint` setting in an environment variable), you can reactivate the default value for a given simulation run with the following procedure:

- Type `+checkpoint` as a command line argument to the `spectre` command that starts the simulation.

Determining How Often the Spectre Simulator Creates Recovery Files

If you want to change how often the Spectre simulator creates checkpoint files for a particular simulation, or if you want your checkpoint files saved after a successful completion, you should set the `ckptclock` parameter of the `options` statement. For more information about the `options` statement, consult the parameter listings in the Spectre online help (`spectre -h`).

The following `options` statement tells the Spectre simulator to create checkpoint files every 3 1/2 minutes for all transient analyses in a simulation. (You indicate parameters for `ckptclock` in seconds.)

```
SetCkptInterval options ckptclock=210
```

Creating Recovery Files from the Command Line

You can create a checkpoint file when a transient analysis is running with a UNIX interrupt signal from the command line.

- To create a checkpoint file from the command line, send a `USR2` signal with a UNIX `kill` command.

```
kill -USR2 PID
```

(You find the necessary process identification number by running the UNIX `ps` utility.)

The Spectre simulator also attempts to write a checkpoint file after QUIT, TERM, INT, or HUP interrupts. After other interrupt signals, the Spectre simulator might be unable to write a checkpoint file.

Setting Recovery File Specifications for a Single Analysis

When you specify a transient analysis, you can also create periodic checkpoint files for that analysis.

- To create periodic checkpoint files for a transient analysis, set the `ckptperiod` parameter in the transient analysis statement.

The following example creates a checkpoint every 20 seconds during the transient analysis `SineResponse`:

```
SineResponse tran stop=150u ckptperiod=20
```

Restarting a Transient Analysis

You can restart a transient analysis from the last saved state file or checkpoint file.

To restart a transient analysis from the last saved state file, do one of the following,

- Add the `+recover=[filename]` argument to the `spectre` command line
- Add the `recover` argument to the `tran` statement as follows:

```
analysisName tran recover=filename
```

To restart a transient analysis from the last checkpoint file,

- Add the `+recover` argument to the `spectre` command line

Output Directory after Recovery

A new raw directory is created when recovering a saved state. The raw directory name is the same as the run directory name with an index number added, such as `*.raw#` where # is 0, 1, 2,...

For example, if the raw directory in the first run is `input.raw`, the recovered raw directory is `input.raw0`. The next recovered raw directory is named `input.raw0` and so on.

Controlling Command Line Defaults

There are many run options you can specify with either the `spectre` command or the `options` statement. The Spectre simulator provides defaults for many of these options, so you can avoid the inconvenience of specifying many options for each simulation. Spectre defaults are satisfactory for most situations, but, if you have specialized needs, you can also set your own defaults. Spectre command line defaults control the following general areas:

- Messages from the Spectre simulator
- Destination and format of results
- Default values for the C preprocessor
- Default values for percent codes
- Creating checkpoints and initiating recoveries
- Screen display
- Name of the simulator
- Simulation environment (such as `opus`, `edge`, and so on)

Examining the Spectre Simulator Defaults

You can identify the various Spectre defaults by consulting the detailed description of `spectre` command options in the [*Spectre Circuit Simulator Reference*](#) manual.

Setting Your Own Defaults

You can set your own defaults by setting the UNIX environment variables `%S_DEFAULTS` or `SPECTRE_DEFAULTS`. In `%S_DEFAULTS`, `%S` is replaced by the name of the simulator, so this variable is typically `SPECTRE_DEFAULTS`. However, the name created by the `%S` substitution is different if you move the executable to a file with a different name or if you call the program with a symbolic or hard link with a different name. Consequently, you can create multiple sets of defaults, which you identify with different `%S` substitutions. Initially, the Spectre simulator looks for defaults settings in `%S_DEFAULTS`. If this variable does not exist, it looks for default settings in `SPECTRE_DEFAULTS`.

To set these environment variables, use the following procedure.

- In an appropriate file, such as `.cshrc` or `.login`, use the appropriate UNIX command to create settings for the environment variables `%S_DEFAULTS` or `SPECTRE_DEFAULTS`.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Format the new default settings like `spectre` command line arguments and place them in quotation marks.

The following example changes the default output format from `psfbin` to `wsfbin`. It also sets an option that is normally deactivated. It sends all messages from the Spectre simulator to a `%C:r.log` file.

For `csh`:

```
setenv SPECTRE_DEFAULTS " -format wsfbin +log %C:r.log "
```

For `sh` or `ksh`:

```
SPECTRE_DEFAULTS=" -format wsfbin +log %C:r.log "  
EXPORT SPECTRE_DEFAULTS
```

This second example, a typical use of the `SPECTRE_DEFAULTS` environment variable, tells the Spectre simulator to do the following:

- Write a log file named `cktfile.out`, where `cktfile` is the name of the input file minus any dot extension.
- Use the parameter `soft limits` file in the Cadence® software hierarchy.

```
setenv SPECTRE_DEFAULTS "+log %C:r.out +param /cds/etc/spectre/range.lmts"
```

You can use the default settings to specify alternative conditions for running the Spectre simulator. Suppose you create the following environment variables:

```
setenv SPECTRE_DEFAULTS "+param range.lmts +log %C:r.o -E"  
setenv SPECSIM_DEFAULTS "+param corner.lmts =log %C:r.log \  
-f psfbin"
```

If `spectre` and `specsim` are both links to the Spectre executable, and you run the executable as `spectre`, the Spectre simulator does the following:

- Reads the file `range.lmts` for the parameter limits
- Directs all messages to the screen *and* to a log file named after the circuit file with `.o` appended (see [Chapter 13, “Managing Files,”](#) for more information about specifying filenames)
- Runs the C preprocessor

Running the executable as `specsim` causes the Spectre simulator to select a different set of defaults and to do the following:

- Read the range limits from the file `corner.lmts`
- Direct log messages to a file named after the circuit file with `.log` appended (the `=log` specification suppresses the log output to the screen)

- Format output files in binary parameter storage format (PSF)

References for Additional Information about Specific Defaults

In some cases, you need to consult other sections of this book before you can set defaults.

- If you want to set default limits for warning messages about parameter values, consult [Chapter 14, “Identifying Problems and Troubleshooting.”](#) to find information about installing Cadence defaults or creating your own range limits file if you need to customize defaults.
- You can find additional information about percent code defaults in [“Description of Spectre Predefined Percent Codes”](#) on page 317.

Overriding Defaults

You can override defaults in the UNIX environment variables for a given simulation with either `spectre` command line arguments or `options` statement specifications. The `spectre` command line arguments also override `options` statement specifications.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

AHDL Linter Checks

This chapter contains the following topics:

- [About the AHDL Linter Feature](#) on page 356
- [Using the AHDL Linter Feature in APS and XPS](#) on page 356
- [Identifying AHDL Linter Messages](#) on page 359
- [Filtering AHDL Linter Messages](#) on page 360
- [Using the ahdhelp Utility](#) on page 361

About the AHDL Linter Feature

The AHDL Linter technology offers a powerful set of capabilities for upfront identification of issues that worry designers even well beyond the model creation stage. The AHDL Linter feature helps identify complex design modeling issues and can be used on block simulation or SOC verifications performed just before tape out. Early warnings enable designers to avoid expensive design iterations, and meeting quality and time-to-market goals.

You can use the AHDL Linter feature to analyze Spectre APS and Spectre XPS test cases containing Verilog-A models.

AHDL Linter checks each behavioral model in the design and suggests which line should be improved to:

- Avoid potential convergence or performance problems
- Improve model accuracy, reusability, and portability

AHDL linter consists of static and dynamic lint checks. Static lint checks are performed at compilation stage. Dynamic lint checks are performed during analysis for dynamic modeling issues that may cause convergence or performance problems during simulation.

Using the AHDL Linter Feature in APS and XPS

The AHDL Linter feature is activated in Spectre APS and Spectre XPS using the following command-line option:

```
% spectre +aps -ahdllint netlist.scs
% spectre +xps +ckptpreset=sram -ahdllint netlist.scs
```

where `netlist.scs` is written using Spectre, SPICE, or eSpice syntax and includes one or more Verilog-A models.

You can perform static lint checks on a netlist file that includes one or more Verilog-A models, as follows:

```
spectre +aps -ahdllint=static test.scs // test.scs includes the Verilog-A files
```

Spectre, in this case, performs only lint checks on all Verilog-A files and does not run the simulation.

You can also perform static lint checks on a Verilog-A file directly without specifying the top-level netlist file (`.scs`), as follows:

```
spectre +aps -ahdllint=static test.va //perform static lint check on test.va
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The `-ahdllint` option accepts the following arguments:

<code>no</code>	Disables lint checks. There is no change in the existing compilation or simulation error messages.
<code>warn</code>	(default) Turns on the static lint and dynamic lint checks. Except the models with attribute (<code>* ahdllint = "no" *</code>), the static lint checks all models, continues the simulation, and then performs dynamic lint checks.
<code>error</code>	Turns on the static lint check. Dynamic lint checks are performed only when static lint issues are not detected. Except the models with attribute (<code>* ahdllint = "no" *</code>), the static lint checks all models. The simulator generates an error and exits if there is any static lint warning reported after compiling all the models of the circuit. If there are no static lint warnings, the simulator continues the simulation and performs dynamic lint checks. However, in the case of dynamic lint issues, the simulator does not error out.
<code>force</code>	Similar to <code>warn</code> , but this option overrides the model attribute (<code>* ahdllint = "no" *</code>), and forces to check all models, continue the simulation, and perform dynamic lint checks.
<code>static</code>	Performs static lint checks on a Verilog-A file directly.

Note: The `-ahdllint` option can be used without any argument, which is equivalent to specifying `-ahdllint=warn`. You can also set the `-ahdllint` option as default by setting the `SPECTRE_DEFAULTS` environment variable, as follows:

```
setenv SPECTRE_DEFAULTS "-ahdllint=warn"
```

You can use the `-ahdllint_maxwarn =n` command-line option to control the maximum number of static and dynamic warnings. The default value is 5.

You can also control the maximum number of warnings by using the environment variable `SPECTRE_DEFAULTS`, as show below.

```
setenv SPECTRE_DEFAULTS "-ahdllint -ahllint_maxwarn=10"
```

You can use the `-ahdllint_warn_id=<ID>` option to control the warning messages for a specific message ID. *ID* should be a positive integer value between 5001 and 6000 or 8001 and 9999. In addition, the `-ahdllint_warn_id` option should always be used with the `-ahdllint_maxwarn` option and should be directly specified after it in the command line, otherwise, the option will be ignored. For example:

```
spectre +aps -ahdllint -ahdllint_maxwarn=2 -ahdllint_warn_id=5001 input.scs
```

In the above example, Spectre will display only two warning messages related to the message ID 5001.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

You can specify the `-ahdllint_maxwarn` and `-ahdllint_warn_id` options multiple times at the command line. For example:

```
spectre +aps -ahdllint -ahdllint_maxwarn=1 -ahdllint_warn_id=5001 -  
ahdllint_maxwarn=3 -ahdllint_warn_id=8001 input.scs
```

In the above example, only one warning message related to the message ID 5001 will be displayed. In addition, three warning messages related to the message ID 8001 will be displayed.


You can also specify multiple IDs with the `-ahdllint_warn_id` option. However, the IDs must be specified using double quotes with a space between them. For example:

```
spectre +aps -ahdllint -ahdllint_maxwarn=2 -ahdllint_warn_id="5001 5003 5005"  
input.scs
```

Use the `-ahdllint_minstep=value` command-line option to set the minimal time step size boundary that will trigger an AHDL Linter warning, when the step size imposed by a Verilog-AMS filter or function, such as `transition`, `cross`, `above`, `$bound_step`, and `timer` is smaller than `value`. The default value is `1e-12`.

By default, the static and dynamic lint warnings and the dynamic lint summary output are sent to the simulation log file. You can use the `-ahdllint_log=file` command-line option to output all the information to a specified file instead of the output log file.

The following figure displays the AHDL Linter usage summary with Spectre APS.




Identifying AHDL Linter Messages


The messages generated from AHDL Linter (static or dynamic) have the AHDL Linter message identifier `AHDL LINT` at the beginning of the message followed by the message id.

The following examples show the static and dynamic AHDL linter messages generated by Spectre APS/XPS:

Static AHDL Linter Message



Dynamic AHDL Linter Message



Filtering AHDL Linter Messages

You can filter the AHDL Linter messages using the `options` control statement, as follows:

```
Name options warning_limit=num warning_id=id
```

where:

`warning_limit` specifies the number of messages to be printed.

`warning_id` specifies the message id that needs to be printed.

Example1

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
myoptions options warning_limit=0 warning_id=[AHDLLINT-8004 AHDLLINT-8005]
```

In the above example, Spectre APS/XPS will not print any message with the id AHDLLINT-8004 and AHDLLINT-8005.

Example2

```
myoptions2 options warning_limit=1 warning_id=[AHDLLINT-8005]
```

In the above example, Spectre APS/XPS will print only one message with the id AHDLLINT-8005.

For more information about the `options` control statement, see [The options Statement](#) on page 307.

Using the ahdhelp Utility

You can use the `ahdhelp` utility to view the extended help on various messages reported by AHD Linter. To view the extended help, you need to provide the AHD Linter id number as an argument, as shown below.

```
% ahdhelp 8005
```

The following is an example of the `ahdhelp` utility:

```
% ahdhelp 5012
```

```
AHDLLINT-5012: Detected $abstime in an equality expression inside a conditional.  
Analog simulations select timepoints using a variable timestep size algorithm based  
on accuracy considerations, so the value of "time" only changes between discrete  
real values. In order to perform an event at a particular time, the @(timer)  
construct must be used to tell the simulator to step to a particular timepoint and  
execute the desired code when that event actually occurs.
```

example:

```
if ($abstime==50n) xval=2;
```

solution:

```
@(timer(50n)) xval=2;
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Device and Circuit Checks

This chapter contains the following topics:

- Device Checks on page 364
 - The assert Statement on page 364
 - The check Statement on page 374
 - The checklimit Statement on page 375
- Circuit Checks on page 383
 - Dynamic Checks on page 387
 - Static Checks on page 439

Device Checks

The Spectre `assert` statement enables you to perform checks on design parameters, node voltages, element currents, model parameters, operating point parameters, and expressions. Typical applications are parameter out-of-range checks, and save operation element voltage and current checks. Use of wildcards and subcircuit scoping are supported. When multiple `assert` checks are used, the `check` and `checklimit` statements enable you to manage which check is active during which analysis.

Note: The Spectre `assert`, `check`, and `checklimit` statements are supported only in Spectre and Spectre APS. Spectre XPS does not support this functionality.

The `assert` Statement

With the `assert` statement, you can set custom characterization checks to specify the safe operating conditions for your circuit. The Spectre circuit simulator then issues messages telling you when parameters move outside the safe operating area and, conversely, when the parameters return to the safe area, peak value and duration of violations. When a variable changes from an above-max value directly to a below-min value in one simulation step (that is, no stay within bounds), the Spectre simulator uses a middle bound solution $(\text{min} + \text{max}) / 2$ to report the peak value and the duration of violations.

By default, Spectre reports the margin value as `value - boundValue`. However, if the `ASSERT_PEAKMARGIN` environment variable is set to 1, Spectre reports the margin value as `peakValue - boundValue`.

The four types of checks that are supported in the device checking flow are described below.

Check	Description
Initial setup check	<p>Includes checks on constant parameters only, such as constant global, model or instance parameters that are independent of the operating points.</p> <p>This check is done only once before any analysis (including <code>checklimit</code>) is run. This check is also repeated once if any constant parameter is altered.</p> <p>Note: The initial setup check cannot be disabled and the error level cannot be changed by the <code>checklimit</code> statement.</p>

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Check	Description
Operating point check	Includes checks on MDL expressions and instance operating point parameters. This check is done for each analysis.
Time domain check	Check done during transient analysis.
Frequency domain check	Check done during AC analysis.

Assert statements, which you specify in the netlist, are supported for transient, AC, DC and DC sweep analyses.

You can set checks for any of the following:

- Top-level netlist parameter
- Model parameter
- Instance parameter
- Operating point parameter
- Expressions

The syntax for defining a check is

```
Name assert [ sub=subcircuit_master ] [ subs=subcircuit_masters ]
  { primitive=primitive | mod=model | dev=instance }
  { param=param | modelparam=mod_param | expr="[var_list;] mdl_expr" }
  [ min=value ] [ max=value ]
  [ duration=independentvar_limit ]
  [ message="message" ]
  [ level= none | notice | warning | error | fatal ]
  [ info= yes | no ]
  [ values=[enum_list] ]
  [ boolean=true | false ]
  [ anal_types=[analysis_list] ]
  [ check_windows=[start1 stop1 start2 stop2...] ]
  [ maxvio_perinst= value ]
  [ maxvio_all= value ]
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

where

<i>Name</i>	Name of the check statement. The name must not start with a number or contain invalid characters like space, dot, comma, slash, etc.
<i>sub=subcircuit_master</i>	<p>Subcircuit over which the check is to be applied.</p> <p>An <code>assert</code> on a subcircuit type applies the check hierarchically to the lowest leaf-level instances. For example, If you define an <code>assert</code> statement with <code>sub</code> and <code>mod</code>, all device instances of the specified model type over all instances of the specified subcircuit type are checked. If the subcircuit type or master instantiates another subcircuit, the devices and models in that instance will be checked as well. Wildcards are supported. Double quotation marks are required with wildcards. For example, <code>sub="n*"</code>.</p> <p>Note: The <code>assert</code> statement will be ignored if an invalid subcircuit name is specified.</p>
<i>subs=subcircuit_masters</i>	<p>The subcircuits over which the check is to be applied.</p> <p>Wildcards are supported. For example, <code>subs=[nmos? pmos*]</code></p> <p>Note: Enclose the subcircuit names within square brackets as shown in the above example.</p>
<i>primitive=primitive</i>	Primitive whose model or instance parameter is to be checked. For a complete list of primitives, see <code>spectre -h components</code> .
<i>mod=model</i>	Model type whose model or instance parameter is to be checked. If the parameter to be checked is an instance parameter (specified using the <code>param</code> parameter), all instances of the specified model are checked. If the parameter to be checked is a model parameter (specified using the <code>modelparam</code> parameter), only the specified model is checked.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

dev=instance

Device or subcircuit instance whose instance parameter is to be checked. A name is first looked up as a subcircuit instance and then as a device instance. If an inline subcircuit and inline device inherits the same hierarchical name, the assert is applied to the subcircuit instance. If, however, the parameter specified is a device instance parameter, the assert is applied to the device instance. Wildcards are supported.

param=param

Device instance parameter, netlist parameter, operating point parameter, subcircuit parameter, node voltage or device terminal current to be checked. It is checked within the scope of the specified *sub*, *subs*, *dev*, *mod* or *primitive*.

modelparam=mod_param

Model parameter to be checked.

*expr="[var_list;]
mdl_expr"*

MDL expression to be checked.

The *var_list* is optional and allows the Spectre simulator to return the value of specified variables. For example,
expr="v_ds=v(d,s); len=1; v(d,s)<3 || 1>0.4u"

An MDL expression can contain instance parameters, operating point parameters, netlist parameters, subcircuit parameters, node voltages, device terminal currents, or boolean expressions. The expression is checked within the scope of the specified *sub*, *subs*, *primitive*, *mod* or *dev*.

The Spectre circuit simulator displays an error message when a boolean expression is true (by default) or when a non-boolean expression crosses the maximum or minimum value. You do not need to specify the *max* or *min* for a boolean expression.

min=value

Lower limit of the parameter to be checked.
Default value: $-\infty$

max=value

Upper limit of the parameter to be checked.
Default value: $+\infty$

Note the following:

- The expression of constants is allowed to be used in `min` and `max` parameters. However, MDL expressions with variables, such as `V()` and `I()` are not allowed. (See [Example 4](#) on page 373)
- The `min` and `max` parameters are ignored for boolean expression checks.

`duration=`*independentva*
r_limit

Time period over which the check has to be violated before a warning is displayed. Applicable to transient analyses only.

`message=`*"message"*

Message to be printed if the check fails.

`level=` none | notice |
warning | error | fatal

Severity level of the message if the check fails.

If the severity level is `notice` or `warning`, simulation continues after the message is displayed.

If the severity level is `error`, the Spectre circuit simulator aborts the analysis when the first error-level violation occurs.

If the severity level is `fatal`, the Spectre circuit simulator aborts the simulation when the first fatal-level violation occurs.

Default value: `warning`

`info=` yes | no

When `yes`, the parameter value is printed and the `min`, `max`, and `duration` parameters are ignored.

Default: `no`

`values=`*[enum_list]*

List of values of enumeration type parameters. By default, violations are reported when an enumeration parameter has a value inside `enum_list` and getting outside of `enum_list`. If the `boolean=false` parameter is set, violations are reported when an enumeration parameter has a value outside `enum_list`.

Example: `param=region values=[triode sat]`

Note the following:

- Without specifying values, an enumeration type parameter check will be ignored.
- There is no need to specify the `min` or `max` parameter for enumeration type parameter checks.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<code>boolean= true false</code>	<p>This is used to choose report style for boolean violations. When set to <code>true</code> (default), the violation is printed when the expression changes from <code>false</code> to <code>true</code>. When set to <code>false</code>, the violation is printed when the expression changes from <code>true</code> to <code>false</code>.</p>
<code>anal_types=[analysis_list]</code>	<p>The list of analysis types over which the check is to be applied. By default, the check is applied for all the analyses specified in the netlist. Possible values are <code>ac</code>, <code>dc</code>, <code>tran</code> and <code>noise</code>.</p> <p>Example: <code>anal_types=[dc tran]</code></p> <p>Note: The <code>anal_types</code> parameter will be ignored if an invalid analysis type is specified.</p>
<code>check_windows</code>	<p>The time windows within which the assert is to be enabled or disabled. Sweep windows are not supported. Therefore, this parameter should not be used with sweep analysis.</p> <p>Note: If the <code>check_windows</code> parameter is defined in both <code>assert</code> and <code>checklimit</code> statements, the <code>check_windows</code> parameter in the <code>assert</code> statement takes higher precedence over the <code>check_windows</code> parameter specified in the <code>checklimit</code> statement.</p>
<code>maxvio_perinst</code>	<p>Limit the violation number to a specified value <i><value></i> for each particular checked instance. This means that if the violation count reaches the number specified by <i><value></i> then that instance is not checked during the remaining steps of the analysis.</p>
<code>maxvio_all</code>	<p>Limit the violation number to a specified value <i><value></i> for all the checked instances during the analysis.</p>

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The following table displays some ways to use the `assert` parameters.

#	Assert parameters	Description	Applies to
1	<code>dev=device or subckt instance</code> <code>param=paramname</code>	<code>paramname</code> can be an: <ul style="list-style-type: none">- Instance parameter- Operating point parameter- Netlist parameter- Node voltage or device terminal current For subcircuit instances, <code>paramname</code> can be a subcircuit parameter.	The specified instance.
2	<code>mod=model</code> <code>param=paramname</code>	<code>paramname</code> can be an: <ul style="list-style-type: none">- Instance parameter- Operating point parameter	All instances of the specified model.
3	<code>mod=model</code> <code>modelparam=paramname</code>	<code>paramname</code> must be a model parameter.	The specified model.
4	<code>primitive=primitive</code> <code>param=paramname</code>	<code>paramname</code> can be an: <ul style="list-style-type: none">- Instance parameter.- Operating point parameter	All instances of the specified primitive type.
5	<code>primitive=primitive</code> <code>modelparam=paramname</code>	<code>paramname</code> must be a model parameter.	All models of the specified primitive type.
6	<code>sub=subcircuit_master</code> <code>dev=X1</code> <code>param=paramname</code>		Device X1 over all instances of the specified subcircuit. Same as row 1.
7	<code>sub=subcircuit_master</code> <code>mod=model</code> <code>param=paramname</code>		All instances of the specified model over all instances of the specified subcircuit. Same as row 2.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

#	Assert parameters	Description	Applies to
8	<code>sub=subcircuit_master</code> <code>mod=model</code> <code>modelparam=paramname</code>		The specified model over all instances of the specified subcircuit. Same as row 3.
9	<code>sub=subcircuit_master</code> <code>primitive=primitive</code> <code>param=paramname</code>		All instances of the specified primitive over all instances of the specified subcircuit Same as row 4.
10	<code>sub=subcircuit_master</code> <code>primitive=primitive</code> <code>modelparam=paramname</code>		All models of the specified primitive type over all instances of the specified subcircuit. Same as row 5.
11	<code>sub=subcircuit_master</code> <code>param=paramname</code>	<code>paramname</code> is a subcircuit parameter.	All instances of the subcircuit.
12	<code>expr=mdl_expr</code>	Valid conditional expression or combination of operating points.	Expression-specific instances, node voltages etc.
13	<code>expr="mdl_expr"</code> <code>min=value</code> <code>max=value</code>	The expression is evaluated and compared against the <code>min</code> and <code>max</code> values.	Expression-specific instances, node voltages etc.

If you define an `assert` statement within a subcircuit block without the `sub` parameter, the check is applied to that block only. If you use the `sub` parameter, the specified subcircuit master must be defined within the block.

You can use the `defwave` parameter to define a new waveform by relating previously defined waveforms and nodes and also specify the parameter in the `assert` statement as an expression. For example:

```
defwave comp1=v(1)-v(2)
defwave comp2=m1:vds + m1:vds + comp1
assert1 assert expr="comp1>0" info=yes level=warning message="v(1)>v(2) out of bound."
testdev22 assert expr="comp2 - m3:vds" min=0.0 max=1.0
```

You can enable or disable checks or groups of checks by the `checklimit` statement. You can control the display of assert messages by the global option `devcheck_stat` (default value is `yes`). This option is useful for turning off the display of statistics messages while keeping the checks on.

Violations are reported at the following three stages:

- At initial setup stage.
- On the occurrence of a violation when the assert is evaluated.
- At the end of an analysis.

All `assert` statement violations are written to the Spectre log file by default irrespective of the `maxwarnstologfile` and `maxnotestologfile` parameter settings. You can use the `checklimitfile` option to write the violations to a dedicated file. A message during simulation indicates where the violations are being written. For more information, see `spectre -h` options.

Examples of assert Statement

Example 1

```
vtho_check assert primitive=bsim3 modelparam=vtho min=-0.2 max=0.2
    message="vtho exceeds bound" level=warning
```

Checks for model parameter `vtho` over all device instances of the primitive type BSIM3 and prints a warning `vtho exceeds bound` if the value of `vtho` is less than -0.2 and higher than 0.2.

Example 2

```
m1vgs_check assert sub=inv dev=m1 param=vgs min=0.0 max=2.5
    message="vgs exceeds bound" level=notice
```

Checks for operating point `vgs` in the device `m1` over all instances of the subcircuit type `inv` in the netlist and prints a notice `vgs exceeds bound` if the value of `vgs` is less than 0 and higher than 2.5.

Example 3

Netlist:

```
subckt mysubckt a b c
parameters adNum=0.0
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
.....//contents of the subcircuit
ends mysubckt
```

Check defined for the above netlist:

```
adNum_check assert dev=X1 param=adNum min=0.0 max=5.0
    message="Drain parasitic resistor is too high" level=warning
```

Checks the parameter `adNum` in the subcircuit instance `X1` and prints a warning `Drain parasitic resistor is too high` if the value of `adNum` is higher than 5.0.

Example 4

```
Parameters p1=0.8
...
M1_powercheck assert expr="(max(m1:ids*m1:vds))" max=(p1*0.5e-3) "
    message="power of M1 exceeds expected load power"
```

Checks that $(\max(m1:ids \cdot m1:vds))$ is less than $(p1 \cdot 0.5e-3)$. If not, it prints the warning `power of M1 exceeds expected load power`.

Example 5

```
MAX_powercheck assert expr="max(m1:pwr) < max(abs(vin:dc*I(r1)))"
    message="power of M1 exceeds expected load power" boolean=false
```

Checks that maximum power $\max(m1:pwr)$ is less than $\max(\text{abs}(vin:dc \cdot I(r1)))$. If not, it prints the warning `power of M1 exceeds expected load power`.

Example 6

```
voltage_check assert subs=[inv? dff*] dev=m1 expr="V(d,s)" min=0.0 max=2.5
```

Checks for voltage across terminals `d` and `s` of device `m1` in all instances of subcircuits: whose names match `dff*` or `inv?` and prints a warning when the value of $V(d,s)$ is less than 0 or higher than 2.5.

Example 7

```
Op_check assert mod=nch dev=m1 expr="vds" min=0.0 max=2.5 anal_types=[dc]
```

Checks for the operating point drain-source voltage in all instances of the model `nch` for DC and DC sweep analyses only, and prints a warning when the value of `vds` is less than 0 or higher than 2.5.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Example 8

```
boolean_check assert dev=I0 expr="Id=I(d); len=1; (I(d) >=2m) || (1 > 1u)"
anal_types=[dc tran]
```

Checks for the boolean expressions $I(d) \geq 2m$ or $length > 1u$ in the instance `I0` for DC, DC sweep and transient analyses only, prints a warning when the boolean expression is true, and returns the value of `Id` and `len`.

Example 9

```
cap_voltage_check assert primitive=capacitor expr="V(1)-V(2)" max=1
```

Checks for the voltage difference across the terminals of all capacitors and prints a notice if the value of $V(1) - V(2)$ is higher than 1.

Example 10

```
current_check assert expr="I(I2:1)" max=1m message="test current!"
```

Checks for the current flowing through terminal `I2:1` and prints a notice `test current!` if the value is larger than 1mA.

Example 11

```
Parameters bvca=9.1
...
Not_chk assert sub=in1 expr="!(V(d,s) > (bvca-0.5))" level=notice message =
"Testing Not!"
```

Checks the voltage across terminals `d` and `s` in the instances of subcircuit `in1`, and prints a notice `Testing Not!` when $V(d,s)$ is not greater than $(bvca - 0.5)$.

The check Statement

You can perform a check analysis by adding the check statement after the analysis statement in your netlist. The check analysis checks the values of the component parameters to be sure that the values of component parameters are reasonable. You can perform checks on input, output, or operating-point parameters. The Spectre simulator checks parameter values against parameter soft limits. For information on the default soft limits, see [Customizing Error and Warning Messages](#) on page 332.

To use the check analysis, you must also enter the `+param` command line argument with the `spectre` command to specify a file that contains the soft limits.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The following example illustrates the syntax of the `check` statement. It tells the Spectre simulator to check the parameter values for instance statements.

```
ParamChk check what=inst
```

- `ParamChk` is your unique name for this `check` statement.
- The keyword `check` is the component keyword for the statement.
- The `what` parameter tells the Spectre simulator which parameters to check.

The `what` parameter of the `check` statement gives you the following options:

Option	Action
<code>none</code>	Disables parameter checking
<code>models</code>	Checks input parameters for all models only
<code>inst</code>	Checks input parameters for all instances only
<code>input</code>	Checks input parameters for all models and all instances
<code>output</code>	Checks output parameters for all models and all instances
<code>all</code>	Checks input and output parameters for all models and all instances
<code>oppoint</code>	Checks operating-point parameters for all models and all instances

The checklimit Statement

You can enable or disable an assert or a group of asserts with the `checklimit` statement. You can define one or more `checklimit` statements in the netlist, each enabling or disabling individual asserts. The statement is applied to subsequent transient, DC, and DC sweep analyses until the next `checklimit` statement appears.

If there is no `checklimit` statement before all the analyses, a default `checklimit` statement enabling all asserts is added. In other words, by default, all asserts are enabled. The first `checklimit` statement that specifically enables asserts also disables the remaining asserts. The `checklimit` statements are cumulative in effect except when the `checkallasserts` parameter is specified. The subsequent `checklimit` statements disable the asserts specified in the `disable` parameter and then enable the asserts specified in the `enable` parameter based on the first `checklimit` statement. Note that you cannot disable the check on constant parameters that Spectre runs during initial setup.

When multiple `checklimit` statements refer to the same assert, the last `checklimit` statement overrides the previous statements.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The syntax for a `checklimit` statement is

```
Name checklimit [ enable=["check1" "check2" ... "checkn" ] ]
[ disable=["check1" "check2" ... "checkn" ] ]
[ start=value ] [ stop=value ]
[ check_windows=[ start1 stop1 start2 stop2 ... ] ]
[ boundary_type= time | sweep ]
[ severity= none | notice | warning | error | fatal ]
[ checkallasserts= yes | no ]
[ asserts=[assert1 assert2...] ]
[ param= name[
[ value= value] ]
```

where

Name Name of the `checklimit` statement.

`enable= ["check1" "check2" ... "checkn"]]`

Specifies the checks to be enabled. By default, all the checks are enabled. Wildcards are supported.

`disable= ["check1" "check2" ... "checkn"]]`

Specifies the checks to be disabled. By default, none of the checks are disabled. Wildcards are supported.

`start=value`

The beginning point at which the specified check is to be enabled or disabled.

`stop=value`

The end point at which the specified check is to be enabled or disabled.

`check_windows= [start1 stop1 start2 stop2 ...]`

Time or sweep windows within which the assert is to be enabled or disabled. The `boundary_type` parameter determines whether the `start` and `stop` values apply to time or sweep.

Note: Ensure that the array has an even number of values.

`boundary_type= time | sweep`

Determines whether the start and stop values for the `check_windows` parameter applies to time (used for transient analyses) or sweep (used for DC sweep and AC analyses).

Default: `time`

`severity=none | notice | warning | error | fatal]`

Severity level of the message if the check fails. This overrides the severity levels specified for individual assert checks. If you set the severity to `none`, the severity level depends on the assert settings.

Default: `none`

Note: The specified severity level cannot change the violation level for the checks done during the initial setup stage because no checklimit analysis is done during the initial setup stage.

`checkallasserts=yes | no`

Enables or disables all the assert checks in the netlist. This parameter is ignored if both the `enable` and `disable` parameters are specified.

`asserts`

Specify a group of asserts whose parameters (specified using the `param` parameter) and values (specified using the `value` parameter) need to be changed.

`param`

Specifies the parameter setting for an individual assert or a group of asserts specified using the `asserts` parameter.

Note: If an assert has its own parameter setting, then its own setting is effective, otherwise, it uses the global parameter setting. See Example 2 below.

You can use the `param` parameter to change the value of the following parameters of the `assert` statement: `max`, `min`, `check_windows`, `maxvio_perinst` and `maxvio_all`. Other assert parameters are not supported.

`value`

Specifies the value of the parameter (specified using the `param` parameter) for the assert (specified using the `asserts` parameter) that needs to be changed.

For information on defining checks, see [“The assert Statement”](#) on page 225.

You can use the `checklimitdest` option to specify the destination where violations will be written to in the raw directory.

`checklimitdest=file | psf | both`

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The values for the `checklimitdest` option are described below:

Value	Description
<code>file</code>	<p>Writes the violations information to a file. You can use the <code>checklimitfile</code> option to specify the dedicated file name. If the <code>checklimitfile</code> option is not specified, by default, the violations are written to the Spectre log file.</p> <p>The default value for the <code>checklimitdest</code> option is <code>file</code>.</p>
<code>psf</code>	<p>Writes the detailed violations information for each analysis type into a <code>.violations</code> file in the raw directory.</p> <p>For example, the violations information for a transient analysis run is written to a <code>tranViolations.violations</code> file in the raw directory, DC analysis runs to a <code>dcOpViolations.violations</code> file, DC sweep analysis runs to a <code>dcViolations.violations</code> file, AC analysis run to a <code>acViolations.violations</code> file, and so on. For more information about the format of violations in the <code>.violations</code> file, see Format of Violations in the .violations File on page 378.</p> <p>Note: By default, the <code>.violations</code> file is created in the PSF binary format. Use the <code>rawfmt=psfascii</code> option to create the file in ASCII format.</p>
<code>both</code>	<p>Writes the violations information to both the file and the <code>.violations</code> files in the raw directory.</p>

Note: For assert level `none`, `notice`, or `warning`, the violations are written according to value specified for the `checklimitdest` option. However, for assert level `error` and `fatal`, the violation information is always written to a file regardless of the setting of the `checklimitdest` option. In addition, if `psf` or `both` is specified for `checklimitdest`, the violation information is also written to the `.violations` files in the raw directory.

Format of Violations in the .violations File

The following example of a violation written in the `.violations` file describes how you can find the instance name for which the violation is reported, the violation start value, margin value, violation start point, violation end point and violation status. Click on the links next to each line in the example for more information:

```
"check6.I1.Q0.violation1" "violation" <-- Violation name
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
-4.955361033925568e-02      <-- Violation Start Value
4.955361033925568e-02      <-- Margin
1.237567063989001e-08      <-- Violation Start Point
1.588944803644453e-08      <-- Violation End Point
4.744540579920873e-02      <-- Violation End Value
1.237567063989001e-08      <-- Peak Step Value
-4.955361033925568e-02      <-- Peak Value
3.513777396554524e-09      <-- Duration Value
0.000000000000000e+00      <-- Minimum Bound Value
NaN                          <-- Maximum Bound Value
-4.955361033925568e-02      <-- Average Value

) PROP (
"assert" "check6"
"instance" "I1.Q0"          <-- Instance name
"model" ""
"severity" "warning"
"status" "failed"          <-- Violation status
```

The description of the violation is given below:

Violation Name

The unique name for the violation.

The violation name is written in the following format:

`<assertName>.<instName>.violation<localNumber>`

For example, in the violation name `check1.M1.violation2`,

- `check1` is assert name defined in the netlist.
- `M1` is the instance that violates the check.
- `violation2` is the second violation reported for `check1` on instance `M1`.

Violation Start Value

The start value of a violation.

Margin

The difference between the violation start value and the `min` or `max` parameter values.

Note: The margin value for a violation reported for a boolean expression assert will be NaN because the `min` and `max` parameters are ignored for boolean expression asserts.

Violation Start Point

The abscissa of violation start value.

Violation End Point

The abscissa of violation end value.

Violation End Value

The end value of a violation.

Peak Step Value

Time step during the peak value.

Peak Value

Peak value of the violation.

Duration Value

Time period of the violation.

Minimum Bound Value

Lower limit of the parameter value.

Maximum Bound Value

Upper limit of the parameter value.

Average Value

Average value of the violation.

Instance Name

The name of the instance that violates the check.

Violation Status

Violations with the `failed` status are written to the `.violations` file. A violation has a failed status if it violates the current analysis or is not processed because the `level` parameter in the `assert` statement or the `severity` parameter in the `checklimit` statement has the value `error` or `fatal`.

Examples of checklimit Statement

Example1

This section displays the cumulative effect of the `checklimit` statements. By default, all asserts are enabled.

```
//assert1, assert2, assert3, assert4, and
//Mychecklimit1 appear in include file "model1"
//assert5, assert6, and assert7, and Mychecklimit2
//appear in include file "model2"
//Mychecklimit3 and Mychecklimit4 appear in the netlist containing
//include files "model1" and "model2"

Mychecklimit1 checklimit disable=["assert2" "assert5"]
```

disables `assert2` and `assert5` and keeps `assert1`, `assert3`, `assert4`, `assert6`, and `assert7` enabled. This condition remains in effect until the next `checklimit` statement is encountered.

```
Mychecklimit2 checklimit enable=["assert2" "assert6"] disable=["assert7"]
start=1ns stop=5ns severity=warning
```

specifically enables `assert2` and `assert6` thereby disabling all the other asserts. `assert2` and `assert6` are run within 1ns and 5ns, and a warning is displayed if the asserts are violated.

```
Mychecklimit3 checklimit disable=["assert2"] start=5ns stop=10ns severity=none
dcOp dc
```

Now `assert6` is checked within 5ns and 10ns. The severity level is disabled in this `checklimit` statement, so `assert6` determines the severity level if this check is violated.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The simulator runs the DC analysis and checks only `assert6`. Since this is a DC analysis, the `start` and `stop` parameters are ignored.

```
Mychecklimit4 checklimit checkallasserts=yes disable=["assert1"]
start=1ns stop=10ns
tran1 tran stop=10ns
```

enables all asserts except `assert1` and checks them within 1ns and 10ns.

```
Mychecklimit5 checklimit checkallasserts=no enable=[ "assert7" ] check_windows=[ 1
3 5 7 9 10 ] boundary_type=sweep
dcswp dc param=vdc start=1 stop=10 step=1
```

checks `assert7` when the netlist parameter `vdc` is varied from 1 to 3, 5 to 7, 9 to 10 for the DC sweep analysis.

```
Mychecklimit6 checklimit checkallasserts=no enable=[ "assert3" "assert4" ]
check_windows=[ 1n 3n 5n 7n 9n 10n ] boundary_type=time
tran1 tran stop=10ns
```

checks `assert3` and `assert4` from 1ns to 3ns, 5ns to 7ns, 9ns to 10ns for the transient analysis with stop time at 10ns.

Example2

```
set1 checklimit asserts=[ assert1 assert2 assert3] param=check_windows value=[0
20n]
set2 checklimit asserts=[ assert3 assert4 assert5] param=check_windows value=[20n
40n]
set3 checklimit checkallasserts=yes check_windows=[0n 30n]
set4 checklimit checkallasserts=yes check_windows=[10n 30n]
```

In the above example, the `set1 checklimit` statement sets the `check_windows` parameter for the asserts `assert1`, `assert2`, and `assert3` to `[0 20n]`. The `set2 checklimit` statement sets the `check_windows` parameter for the asserts `assert3`, `assert4`, and `assert5` to `[20n 40n]`. Note that the `set2 checklimit` statement will override the value of `assert3` specified in the `set1 checklimit` statement. Therefore, the value of `check_windows` for `assert3` will be `[20n 40n]`.

The `set3 checklimit` statement sets the `check_windows` parameter for all asserts to `[0n 30n]` but the `set4 checklimit` statement overrides the `set3` statement and sets the `check_windows` parameter for all asserts to `[10n 30n]`.

If all the above `checklimit` statements are specified together, the `check_windows` setting for `assert1` and `assert2` will be `[0 20n]` and the `check_windows` setting for `assert3`, `assert4`, and `assert5` will be `[20n 40n]`. The `check_windows` setting for all other asserts would be `[10n 30n]`.

Circuit Checks

Circuit checks enable you to analyze typical design problems, such as high impedance nodes, leakage paths between power supplies, timing errors, power issues, connectivity problems, or extreme rise and fall times. They can be separated into dynamic and static checks. Dynamic checks are performed during transient analysis. Static checks are topology checks which do not require any simulation.

Circuit Check Scoping

All circuit checks can be applied either globally to the entire design, or locally to specific blocks of a design. The scoping options are available to define the scope of each circuit check. The circuit checks can be applied to a specific subcircuit instance (`inst`), or to all instances of a subcircuit definition (`subckt`). Exclusion of a specific subcircuit instance (`xinst`), or all instances of a subcircuit (`xsubckt`) is supported. All scoping options support wildcarding, and the hierarchy level of the scope can be defined by the `depth` option.

<code>node</code>	Non-hierarchical node name. Default is <code>none</code> .
<code>net</code>	Hierarchical node names between which leakage path is checked. Wildcards are not supported. Default is <code>none</code> .
<code>dev</code>	Non-hierarchical element name. Default is <code>none</code> .
<code>model</code>	Non-hierarchical model name. Default is <code>none</code> .
<code>inst</code>	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code>
<code>xinst</code>	Subcircuit instances that are excluded from the circuit check. Default is <code>none</code> .
<code>subckt</code>	Instances of the specified subcircuit to which the circuit checks are applied. Default is <code>subckt=*</code> .
<code>xsubckt</code>	Instances of the specified subcircuit which are excluded from the circuit checks. Default is <code>none</code> .
<code>depth</code>	Hierarchy level (from top level) to be checked. <code>depth=3</code> reports errors on top level plus 3 sublevels. Default is 8.

Note: The `inst` and `xinst` arguments can only be used to specify subcircuit instances, and not device instances.

Combination of `inst/xinst` and `subckt/xsubckt` is not allowed.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Following wild cards are allowed for `node`, `dev`, `model`, `inst`, `xinst`, `subckt`, and `xsubckt`:

- * – matches any character including an empty string and . (dot)
- ? – matches any single character including space and . (dot)

Depth and inst/subckt Scoping

When using a combination of the `inst/subckt` scoping with wildcarding and the `depth` option, the following rules apply:

- Depth is applied first.

The number defined in `depth` (`depth=n`) defines the number of maximum dots in the selected net or element names. Basically, the top level and `n` additional levels are selected. For example, for `depth=3`:

- Nets selected
 - Top level: `net5`
 - three levels below: `x1.net2`, `x1.x2.net4`, `x1.x2.x3.net8`

- `inst` (or `subckt`) scope is applied second

- if `inst=x1.x2` then
 - Nets selected: `x1.x2.net4`, `x1.x2.x3.net8`
 - Nets not selected: `net5`, `x1.net2`, `x1.x2.x3.x4.net6`

Circuit Check Scoping Examples

```
...node=[*] inst=[*] depth=3
```

Matches any node on the top four hierarchy levels of the design (top + 3 levels)

```
...node=[*] inst=[x1]
```

Matches any node inside the subcircuit instance `x1` and its child instances

```
...node=[*] inst=[x1.*]
```

Matches any node which is part of the child instances of `x1`, but not nodes inside `x1` itself

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<code>...node=[n1*] inst=[x1.x2] xinst=[x1.x2.x3]</code>	Matches <code>x1.x2.n11</code> , <code>x1.x2.x4.n12</code> , <code>x1.x2.x4.x5.x6.n15</code> Does not match <code>x1.x2.x3.n12</code> , <code>x1.n1</code>
<code>...dev=[R*] inst=[x1 x2.x3] depth=3</code>	Matches <code>x1.R5</code> , <code>x1.x2.R19</code> , <code>x1.x2.x3.R88</code> Does not match <code>R15</code> , <code>x1.x2.x3.x4.R12</code> , <code>x2.x3.x5.x6.R9</code>
<code>...model=[nf pf] inst=[x1.x2]</code>	Matches any model instantiation of <code>nf</code> and <code>pf</code> inside <code>x1.x2</code> .
<code>...node=[*] subckt=[p11] xsubckt=[vco]</code>	Matches all nodes inside all instances of the <code>p11</code> subcircuit, except the nodes inside the instances of the <code>vco</code> subcircuit.
<code>...node=[*] inst=[x1.x2] subckt=[vco]</code>	Combination of <code>inst</code> and <code>subckt</code> is not allowed.
<code>...node=[*] inst=[x1.x2] xsubckt=[vco]</code>	Combination of <code>inst/xsubckt</code> , or combination of <code>subckt/xinst</code> is not allowed.

Output Format

The default output format of all circuit checks is `xml`. Therefore, the output files have an extension `.xml` and are located in the `raw` directory.

You can use the `check_format` parameter with the `options` statement to convert the `xml` files to a text format, as shown below.

```
opt options check_format=text (Spectre format)
.option check_format=text (SPICE format)
```

After the conversion, the converted files in text format have an extension `.rpt` and are located in the `raw` directory. The prefix of these files is same as the prefix of `xml` files.

Circuit Check SpiceVision PRO Integration

The dynamic and static circuit checks report design errors on circuit nodes, devices, and elements. A SpiceVision PRO integration is available that enables you to quickly browse the schematic for nodes, devices, and elements reported in the design check error report. SpiceVision PRO, a product of Concept Engineering GmbH, reads the SPICE or Spectre

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

netlists and generates clean, easy-to-read transistor-level schematics, and circuit fragments to speed up circuit debugging. Use the workshop database located under `<MMSIM>/tools.lnx86/SpiceVision` to learn more about the integration. The integration requires a SpiceVision PRO license which can be obtained from Concept Engineering GmbH.

Circuit Check Syntax

All circuit checks follow Spectre syntax and can be written only in Spectre syntax (not SPICE syntax). Therefore, you must follow the syntax rules that apply to Spectre (see [Basic Syntax Rules](#) on page 79). If using design checks in a SPICE format netlist, you must specify `simulator lang=spectre` before any circuit check statement (see [Spectre Language Modes](#) on page 79). For example, the following is the syntax for the `dyn_highz` check in Spectre format with line continuation:

```
simulator lang=spectre
chk1 dyn_highz node=[*] inst=[alpha beta \
gamma pll]
```

A mathematical expression can be used by encapsulating the expression in round brackets ([Expressions](#) on page 115). You can also use `.PARAM` in the mathematical statements. For example:

```
simulator lang=spice
.param PER = 50n
simulator lang=spectre
parameter NUM = 10
dcpath1 dyn_dcpath duration=(1n+PER/2) time_window=[0n (NUM*PER/2)] ...
```

The rules of referencing SPICE syntax in the circuit check statements are the same as referencing SPICE syntax in Spectre `save` statement. For example:

```
simulator lang=spice
r1 node<1> node[2] 1k

simulator lang=spectre
save node<1>
save node[2]
chk1 dyn_highz node=[node<1>] ...
Chk2 dyn_subckpwr port=[AD[1]] ...
```

Dynamic Checks

Dynamic checks are performed during transient simulation and are stimuli dependent. The checks use the `dyn_` prefix as part of the circuit check keyword, and write the report into a file with the extension `.dynamic.xml`. The xml file can be viewed with any Web browser.

Note: Dynamic checks are not supported in Spectre® XPS MS.

The following table lists the checks that are supported in Virtuoso® Spectre®, Spectre® APS, Spectre® XPS FastSPICE mode, and Spectre® XPS SPICE mode (see [Spectre eXtensive Partitioning Simulator](#) on page 44):

Name	Spectre	Spectre APS	Spectre XPS SPICE	Spectre XPS FastSPICE
Dynamic High Impedance Node Check on page 388	Yes	Yes	Yes	Yes
Dynamic DC Leakage Current Path Check on page 391	Yes	Yes	Yes	Yes
Dynamic Floating Gate Induced Leakage Check in Spectre and Spectre APS on page 394	Yes	Yes	Yes	Yes
Dynamic MOSFET Voltage Check on page 403	No	No	No	Yes
Dynamic Resistor Voltage Check on page 405	No	No	No	Yes
Dynamic Capacitor Voltage Check on page 407	No	No	No	Yes
Dynamic Diode Voltage Check on page 409	No	No	No	Yes
Dynamic Excessive Element Current Check on page 411	Yes	Yes	Yes	Yes
Dynamic Excessive Rise and Fall Time Check on page 413	Yes	Yes	Yes	Yes
Dynamic Glitch Check on page 415	Yes	Yes	Yes	Yes
Dynamic Setup and Hold Check on page 417	Yes	Yes	Yes	Yes

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Name	Spectre	Spectre APS	Spectre XPS SPICE	Spectre XPS FastSPICE
<u>Dynamic Noisy Node Check</u> on page 422	Yes	Yes	Yes	Yes
<u>Dynamic Node Capacitance Check</u> on page 424	Yes	Yes	Yes	Yes
<u>Dynamic Subcircuit Port Power Check</u> on page 425	Yes	Yes	Yes	Yes
<u>Dynamic Pulse Width Check</u> on page 427	Yes	Yes	Yes	Yes
<u>Dynamic Active Node Check</u> on page 430	No	No	No	Yes
<u>Dynamic Subcircuit Instance Activity Check</u> on page 432	No	No	No	Yes
<u>Dynamic Subcircuit Port Voltage/Current Check</u> on page 433	No	No	No	Yes
<u>Dynamic Delay Check</u> on page 435	No	No	No	Yes

Dynamic High Impedance Node Check

Syntax


```

title dyn_highz node=[n1 n2 ...] duration=<value> time_window=[start1 stop1
    start2 stop2 ....] <inst=[inst1 inst2...]> <xinst=[xinst1 xinst2...]>
    <subckt=[subckt1 subckt2....]> <xsubckt=[xsubckt1 xsubckt2....]> <depth=n>
    error_limit=<value> mos_ith=<value> mos_gds=<value> res_th=<value>
    isource_ith=<value> bjt_vbe=<value> bjt_ith=<value> diode_vth=<value>
    <inverse=no|yes> <fanout=all|gate|bulk> <xnode=[node1 node2...]>
    xnode_file=<value>

```

Description

Checks the specified nodes for a high impedance state and writes the results to a file with the extension `dynamic.xml`. A high impedance state occurs when there is no DC path from the node to any power supply or ground.



The following device conditions are used:

- In Spectre and Spectre APS, MOSFET is considered to be conducting if `region` is either `triode` or `saturation`. In Spectre XPS FastSPICE mode, a MOSFET is considered to be conducting if `ids>mos_ith` or `gds>mos_gds`.
- BJT is considered to be conducting if `vbe>bjt_vbe` or `ic>bjt_ith`.
- Diode is considered to be conducting if `v>diode_vth`.
- Resistors, controlled resistors, and inductors with `R<=res_th`.
- Isource, VCCS, and CCCS are conducting if `i>isource_ith`.
- Vsource and iprobes are conducting.
- JFET is considered to be conducting.

A Web browser can be used to view the errors in the XML file.

Arguments

<code>node</code>	Nodes to which the check is applied. Default is <code>none</code> .
<code>duration</code>	HighZ states with a duration longer than value are reported (default is <code>5ns</code>).

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<code>time_window</code>	Time window to which the circuit check is applied. Multiple non-overlapping time windows are supported. Default time window is 0 to <code>tend</code> .
<code>inst</code>	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code> .
<code>xinst</code>	Subcircuit instances that are excluded from the circuit check. Default is <code>none</code> .
<code>subckt</code>	Instances of the specified subcircuit to which the circuit checks are applied. Default is <code>subckt=*</code> .
<code>xsubckt</code>	Instances of the specified subcircuit which are excluded from the circuit checks. Default is <code>none</code> .
<code>depth</code>	Hierarchy level (from top level) to be checked. <code>depth=3</code> reports errors on top level plus 3 sublevels. Default is 8.
<code>error_limit</code>	Maximum number of errors to be reported. Default is 10000.
<code>mos_ith</code>	MOSFET ids conducting threshold. Default is 100nA. Note: This option is supported only in Spectre XPS FastSPICE mode.
<code>mos_gds</code>	MOSFET gds conducting threshold. Default is 1e-5. Note: This option is supported only in Spectre XPS FastSPICE mode.
<code>res_th</code>	Resistor conducting threshold. Default is 100MOhm.
<code>isource_ith</code>	Current source conducting threshold. Default is 1pA.
<code>bjt_vbe</code>	BJT vbe conducting threshold. Default is 0.4V.
<code>bjt_ith</code>	BJT ith conducting threshold. Default is 50nA.
<code>diode_vth</code>	Diode voltage conducting threshold. Default is 0.6V.
<code>inverse</code>	If set to <code>no</code> , reports all nodes that are in highz state. If set to <code>yes</code> , reports all nodes that are not in highz state. Possible values are <code>no</code> and <code>yes</code> . Default is <code>no</code> .
<code>fanout</code>	Fanout setting to filter node with specified connection. Possible values are <code>all</code> , <code>gate</code> , and <code>bulk</code> . Default is <code>all</code> .
<code>xnode</code>	Nodes to be excluded from the check. Default is <code>none</code> .
<code>xnode_file</code>	File containing the nodes that need to be excluded from the check. Wildcard is not supported. Default is <code>none</code> .

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Example

```
hz1 dyn_highz node=["*"] duration=2e-09 time_window=[1e-09 1e-08]
```

The above command will report all nodes that were in a high impedance state for a duration longer than $2e-09s$ within the time window between $1e-09s$ and $1e-08s$. The following is an example of the report that is displayed in the Web browser:

Dynamic HighZ Node Check Violations

dyn_highz: hz1

- hz1 dyn_highz node=["*"] duration=2e-09 time_window=[1e-09 1e-08]
- Violation Count: 1

Title	Node Name	Start(s)	Duration(s)
hz1	out	1.000000e-09	9.000000e-09

Dynamic DC Leakage Current Path Check

Syntax

```
title dyn_dcpath net=[n1 n2 ...] duration=<value> ith=<value> time_window=[start1  
    stop1 start2 stop2 ....] <leaki_times=[t1 t2 ...]> <xinst=[xinst1 xinst2...]>  
error_limit=<value>
```


Description

Reports the conductance paths between user-specified nets. This check can be used in two ways. One is based on transient-analysis and the other is based on leakage analysis. The check based on transient analysis reports qualifying paths carrying an absolute current higher than the parameter `ith` for a duration longer than the specified `duration`, within the specified `time_window`. The check based on leakage analysis reports qualifying paths carrying an absolute current higher than the parameter `ith` at specified `leaki_times`.

If more than two nets are specified, Spectre checks the leakage path between each net combination. For example, if `net=[vdc1 vdc2 0]` is specified, then the conducting path between `vdc1` and `vdc2`, `vdc1` and `0`, and `vdc2` and `0` is checked.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The results are written to a file with the extension `dynamic.xml`.



Arguments

<code>net</code>	Hierarchical node names between which the leakage path is checked. Wildcarding is not allowed. All combination of nets are checked. Default is none.
<code>duration</code>	Leakage paths with a duration longer than specified value are reported (default is 5ns).
<code>ith</code>	Leakage paths with absolute current higher than the specified value are reported (default is 50uA).
<code>time_window</code>	Time window to which the circuit check is applied. Multiple non-overlapping time windows are supported. Default time window is 0 to tend.
<code>leaki_times</code>	Defines the times at which the check is performed. This option is supported only in Spectre XPS.
<code>xinst</code>	Subcircuit instances to be excluded from the check. Default is none.
<code>error_limit</code>	Maximum number of errors to be reported. Default is 10000.

Example 1

```
dcpath1 dyn_dcpath ith=200u net=[vdd 0] duration=1n time_window=[1n 20n]
```

The above command will report the DC conductance path between `vdd` and `0`. The command will report the paths that carry current higher than `200u` for a duration longer than `1n` within

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

the time window between $1n$ and $20n$. The following is an example of the report using Spectre APS that is displayed in the Web browser:

Dynamic DC Leakage Path Check Violations

dyn_dcpath: dcpath1

dcpath1 dyn_dcpath ith=0.0002 net=["vdd" "0"] duration=1e-09 time_window=[1e-09 2e-08]

Violation Count: 1

Dynamic dcpath check based on transient analysis - Violation

Title	From Net	To Net	Start(s)	Duration(s)
dcpath1	vdd	0	1.033600e-08	4.944000e-09

Path Elements:

MP1

MN1

The following is an example of the report using XPS FastSPICE that is displayed in the Web browser:

Dynamic DC Leakage Path Check Violations

dyn_dcpath: dcpath1

dcpath1 dyn_dcpath ith=0.0002 net=["vdd" "0"] duration=1e-09 time_window=[1e-09 2e-08]

Violation Count: 1

Dynamic dcpath check based on transient analysis - Violation

Title	Path Id	From Net	To Net	Start(s)	Duration(s)
dcpath1	0	vdd	0	1.033600e-08	4.944000e-09

Dcpath datas: size=2

Instance	Current(A)
MP1	3.088553e-04
MN1	2.103615e-04

Elemstate datas: size=2

Instance Name	Model	Drain Name	Drain Volt(V)	Gate Name	Gate Volt(V)	Source Name	Source Volt (V)	Bulk Name	Bulk Volt(V)	Drain Current (A)	Source Current(A)
MP1	pch	out	1.037950e+00	inp	0.000000e+00	vdd	1.100000e+00	vdd	1.100000e+00	2.288211e-04	-2.288211e-04
MN1	nch	out	1.037950e+00	inn	6.600000e-01	0	0.000000e+00	0	0.000000e+00	1.444118e-04	-1.444118e-04

Example 2

dcpath2 dyn_dcpath ith=200u net=[vdd 0] leaki_times=[12.5n]

The above command will report the DC conductance path between `vdd` and `0`. The command will report the paths that carry current higher than `200u` based on the leakage analysis done

at time 12.5ns. In the report, *Total Current* is the summation of all branch currents exiting from the net `vdd`. The following is an example of the report that is displayed in the Web browser:

Dynamic DC Leakage Path Check Violations

dyn_dcpath: dcpath2

dcpath2 dyn_dcpath ith=0.0002 net=["vdd" "0"] leaki_times=[1.25e-08]

Violation Count: 1

Dynamic dcpath check based on leaki analysis - Violation

Title	Path Id	From Net	To Net	Violation Time (s)	Total Current (A)
dcpath2	0	vdd	0	1.250000e-08	-9.548904e-04

Dcpath datas: size=2

Instance	Current(A)
MP1	-9.548903e-04
MN1	9.548903e-04

Dynamic Floating Gate Induced Leakage Check in Spectre and Spectre APS

Syntax

```
title dyn_floatdcpath net=[n1 n2 ...] <leaki_times=[t1 t2 ...]> error_limit=<value>
    res_th=<value> isource_ith=<value> bjt_vbe=<value> bjt_ith=<value>
    diode_vth=<value> <floatgate=[yes|no]> filter_diocon_nodes=<value>
    <detailed_path=[yes|per_fm|per_fn]> ith=<value> <sweep=[no|single|all]>
    points=<value> vmin=<value> vmax=<value> rforce=<value>
```

Description

Reports the DC leakage paths that are caused by floating nodes. The check is performed at specified times (`leaki_times`) of a transient simulation. Floating nodes and MOSFET devices with floating gates are detected. Potential leakage paths caused by floating gate MOSFET devices are reported. The leakage paths are checked between the user-specified power supply nodes (`net`).

A node is considered floating if it has no conducting path to a power supply or ground. The following device conducting rules are used for the floating node detection:

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- MOSFET is considered to be conducting if `region` is either `triode` or `saturation`.
- Resistors, controlled resistors, and inductors are considered to be conducting if `R <= res_th`.
- BJT is considered to be conducting if `vbe > bjt_vbe` or `ic > bjt_ith`.
- Diode is considered to be conducting if `v > diode_vth`.
- `Vsource`, and `lprobes` are considered to be conducting.
- `Isource`, `VCCS`, and `CCCS` are considered to be conducting if `i > isource_ith`.
- JFET is considered to be conducting.
- Mutual inductors and controlled capacitors are considered to be non-conducting.
- VerilogA: conducting path depends on the module details

A report of all MOSFETs with floating gates can be printed by using the parameter `floatgate`.

Once the floating nodes are identified, the leakage paths caused by the floating nodes need to be detected. You can use the conducting rule-based method or sweep/current based method to detect the leakage path.

The conducting rule-based path detection is enabled when parameter `sweep=no`. It evaluates the conductivity of each device at `leaki_times` using the following rules:


- MOSFET devices with floating gates are always considered to be conducting. MOSFETs without floating gates are considered to be conducting if `region` is either `triode` or `saturation`.
- Resistors, controlled resistors, and inductors are considered to be conducting if `R <= res_th`
- BJT is considered to be conducting if `vbe > bjt_vbe` or `ic > bjt_ith`.
- Diode is considered to be conducting if `v > diode_vth`.
- `Vsources` is considered to be conducting if `v=0`; otherwise, it is not conducting.
- `lprobes` are considered to be conducting.
- `Isource`, `VCCS`, and `CCCS` are considered to be conducting if `i > isource_ith`.
- VerilogA: conducting path depends on the module details

In the sweep/current-based path detection method, floating node voltage is swept, and the current in the path is measured. Either all floating nodes are swept at once (`sweep=all`), or

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

each floating node is swept individually (`sweep=single`). The sweep/current-based detection parameters are `ith`, `vmin`, `vmax`, `points`, and `rforce`. These parameters are applicable to both `sweep=single` and `sweep=all`.

If more than two nets are specified, then Spectre checks the leakage path between each net combination of the two. For example, if `net=[vdc1 vdc2 0]` is specified, then the conducting path between `vdc1` and `vdc2`, `vdc1` and `0`, and `vdc2` and `0` is checked.



The results of the check are written to the file `dynamic.xml` file, which can be viewed in a Web browser.

Arguments

<code>net</code>	Hierarchical node names between which the leakage path is checked. Wildcarding is not allowed. All combination of nets are checked. Default is none.
<code>leaki_times</code>	Defines the times at which the check is performed.
<code>error_limit</code>	Maximum number of errors to be reported. Default is 10000.
<code>res_th</code>	Resistor conducting threshold for high impedance node detection. Resistor is conducting if $R < \text{res_th}$. Default is 100M Ω .
<code>isource_ith</code>	Current source conducting threshold for floating node detection. Current sources are conducting if $i > \text{isource_ith}$. Default is 1pA.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<code>bjt_vbe</code>	BJT vbe conducting threshold for high impedance node detection. BJT is conducting if <code>i>bjt_ith</code> or <code>vbe>bjt_vbe</code> . Default is 0.4V.
<code>bjt_ith</code>	BJT ith conducting threshold for high impedance node detection. BJT is conducting if <code>i>bjt_ith</code> or <code>vbe>bjt_vbe</code> . Default is 50nA.
<code>diode_vth</code>	Diode voltage conducting threshold for high impedance node detection. Diode is conducting if <code>v>diode_vth</code> . Default is 0.6V.
<code>floatgate</code>	If set to <code>yes</code> , then all MOSFETs with floating gates at the specified <code>leaki_times</code> are reported. If set to <code>no</code> , then the report is not generated. This is the default.
<code>filter_diocon_nodes</code>	Whether to filter out the diode connected nodes of MOSFET. Possible values are 0 and 1. Default is 0. Note: This option is supported only in Spectre and Spectre APS.
<code>detailed_path</code>	If set to <code>yes</code> , prints the detailed path. Default is <code>per_fm</code> , which prints one path per floating MOSFET. If set to <code>per_fn</code> , print one path per floating node. Possible values are <code>per_fm</code> , <code>yes</code> , and <code>per_fn</code> . The <code>per_fn</code> value is not supported in Spectre XPS.
<code>ith</code>	Leakage paths more than <code>ith</code> will be reported. This option is applicable only with <code>sweep=single</code> and <code>sweep=all</code> . The default value is 50uA. This option is supported only in Spectre and Spectre APS.
<code>sweep</code>	If set to <code>no</code> , no DC sweep is performed and leakage path is based on conducting rules. If set to <code>single</code> , each floating node is swept one at a time and the leakage paths more than <code>ith</code> are reported. If set to <code>all</code> , all floating nodes are swept together and the leakage paths more than <code>ith</code> are reported. The default value is <code>no</code> . This option is supported only in Spectre and Spectre APS.
<code>points</code>	Number of sweep points, applicable to both <code>sweep=single</code> and <code>sweep=all</code> . Note: This option is supported only in Spectre and Spectre APS.
<code>vmin</code>	Minimum voltage for <code>sweep=single</code> and <code>sweep=all</code> . If specified, the voltage sweep will start from the specified <code>vmin</code> voltage. If not specified, minimum voltage in the design will be used. Default is <code>none</code> . Note: This option is supported only in Spectre and Spectre APS.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

vmax Maximum voltage for `sweep=single` and `sweep=all`. If specified, the voltage sweep will stop at the specified `vmax` voltage. If not specified, maximum voltage in the design will be used. Default is `none`.

Note: This option is supported only in Spectre and Spectre APS.

rforce Change the `rforce` value only for `sweep=single` and `sweep=all`. The default value is 1.

Note: This option is supported only in Spectre and Spectre APS.

Example

```
dyn1 dyn_floatdcpath net=[vdd1 0] leaki_times=[7.5n]
```

The above command will report the high impedance node induced DC leakage paths between the nets `vdd1` and `0` at the specified `leaki` times. The following is an example of the report that is displayed in the Web browser:

dyn_floatdcpath: dyn1

- `dyn1 dyn_floatdcpath net=["vdd1" "0"] leaki_times=[7.5e-09]`
- Violation Count: 1

Dynamic Floating Node Induced DC Leakage Path Check - DC Path Violations

Title	From Net	To Net	Violation Time(s)
dyn1	vdd1	0	7.500000e-09

Fdcpath datas: size=3

Instance	Current(A)	Floating Gate Node	Floating Gate Node Volt(V)
MPA2	-2.886785e-06	N/A	0.000000e+00
MNA1	8.553140e-06	float	4.436366e-01
MNA2	8.551934e-06	N/A	0.000000e+00

Mosinfo datas: size=3

Device	Model	Drain Name	Drain Volt(V)	Gate Name	Gate Volt(V)	Source Name	Source Volt(V)	Bulk Name	Bulk Volt(V)
MPA2	bsim4	outA	1.098577e+00	0	0.000000e+00	vdd1	1.100000e+00	vdd1	1.100000e+00
MNA1	bsim4	outA	1.098577e+00	float	4.436366e-01	temp	2.054808e-03	0	0.000000e+00
MNA2	bsim4	temp	2.054808e-03	vdd1	1.100000e+00	0	0.000000e+00	0	0.000000e+00

This path report contains the following three sections:

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- The first section shows the path that is found starting *From Net vdd To Net 0*.
- The second section shows the actual instances in the path. The first column *Instance* contains instances in the path. The second column contains the current through the instances. The third column establishes the link between the floating node and MOSFET. The third column may contain either a node name or N/A. If it contains a node name, it means that the corresponding element is a MOSFET whose gate is floating. The fourth column shows the voltage of the floating gate.
- The third section shows the state of MOSFETs in the path. It does not report anything other than MOSFET. The first column *Device* is the MOSFET name. The second column is the model name. The following columns show the terminal names and voltages.

Dynamic Floating Gate Induced Leakage Check in XPS FastSPICE

Syntax

```
title dyn_floatdcpth net=[n1 n2 ...] <leaki_times=[t1 t2 ...]> error_limit=<value>
    mos_ith=<value> mos_gds=<value> res_th=<value> isource_ith=<value>
    bjt_vbe=<value> bjt_ith=<value> diode_vth=<value> <floatgate=[yes|no]>
    <detailed_path=[yes|per_fm|per_fn]> ith=<value>
```

Description

Reports the DC leakage paths that are caused by floating nodes. The check is performed at specified times (*leaki_times*) of a transient simulation. Floating nodes and MOSFET devices with floating gates are detected. Potential leakage paths caused by floating gate MOSFET devices are reported. The leakage paths are checked between the user-specified power supply nodes (*net*).

A node is considered floating if it has no conducting path to a power supply or ground. The following device conducting rules are used for the floating node detection:

- MOSFET is considered to be conducting if *ids*>*mos_ith* or *gds*>*mos_gds*.
- Resistors, controlled resistors, and inductors are considered to be conducting if *R*≤ *res_th*.
- BJT is considered to be conducting if *vbe*>*bjt_vbe* or *ic*>*bjt_ith*.
- Diode is considered to be conducting if *v*>*diode_vth*.
- Vsource, and iprobes are considered to be conducting.
- Isources, VCCS, and CCCS are considered to be conducting if *i*>*isource_ith*.


- JFET is considered to be conducting.
- Mutual inductors and controlled capacitors are considered to be non-conducting.
- VerilogA: conducting path depends on the module details

A report of all MOSFETs with floating gates can be printed by using the parameter `floatgate`.

The leakage path detection uses the following conducting rules:

- MOSFET devices with floating gates are always considered to be conducting. MOSFET devices without floating gate are considered to be conducting if $g_{ds} > g_{ds_off}$.
- Resistors, controlled resistors, and inductors are considered to be conducting if $R \leq res_th$
- BJT is considered to be conducting if $v_{be} > bjt_v_{be}$ or $i_c > bjt_i_{th}$.
- Diode is considered to be conducting if $v > diode_v_{th}$.
- Vsources is considered to be conducting if $v = 0$; otherwise, it is not conducting.
- Iprobes are considered to be conducting.
- Isources, VCCS, and CCCS are considered to be conducting if $i > i_{source_ith}$.
- VerilogA: conducting path depends on the module details

If more than two nets are specified, then Spectre checks the leakage path between each net combination of the two. For example, if `net=[vdc1 vdc2 0]` is specified, then the conducting path between `vdc1` and `vdc2`, `vdc1` and `0`, and `vdc2` and `0` is checked.



Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Higher accuracy settings are recommended when using the Spectre XPS FastSPICE solver:
`+cktpreset=sram_pwr`.

The results of the check are written to the file `dynamic.xml` file, which can be viewed in a Web browser.

Arguments

<code>net</code>	Hierarchical node names between which the leakage path is checked. Wildcarding is not allowed. All combination of nets are checked. Default is none.
<code>leaki_times</code>	Defines the times at which the check is performed.
<code>error_limit</code>	Maximum number of errors to be reported. Default is 10000.
<code>mos_ith</code>	MOSFET ids conducting threshold for floating node detection. Default is 100nA.
<code>mos_gds</code>	MOSFET gds conducting threshold for floating node detection. Default is 1e-5.
<code>res_th</code>	Resistor conducting threshold for high impedance node detection. Resistor is conducting if $R < res_th$. Default is 100MOhm.
<code>isource_ith</code>	Current source conducting threshold for floating node detection. Current sources are conducting if $i > isource_ith$. Default is 1pA.
<code>bjt_vbe</code>	BJT vbe conducting threshold for high impedance node detection. BJT is conducting if $i > bjt_ith$ or $vbe > bjt_vbe$. Default is 0.4V.
<code>bjt_ith</code>	BJT ith conducting threshold for high impedance node detection. BJT is conducting if $i > bjt_ith$ or $vbe > bjt_vbe$. Default is 50nA.
<code>diode_vth</code>	Diode voltage conducting threshold for high impedance node detection. Diode is conducting if $v > diode_vth$. Default is 0.6V.
<code>floatgate</code>	If set to <code>yes</code> , then all MOSFETs with floating gates at the specified <code>leaki_times</code> are reported. If set to <code>no</code> , then the report is not generated. This is the default.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

detailed_path If set to *yes*, prints the detailed path. Default is *per_fm*, which prints one path per floating MOSFET. If set to *per_fn*, print one path per floating node. Possible values are *per_fm*, *yes*, and *per_fn*. The *per_fn* value is not supported in Spectre XPS.

ith Leakage paths more than *ith* will be reported.

Example

```
dyn1 dyn_floatdcpath net=[vdd1 0] leaki_times=[7.5n]
```

The above command will report the high impedance node induced DC leakage paths between the nets *vdd1* and *0* at the specified leaki times. The following is an example of the report that is displayed in the Web browser:

dyn_floatdcpath: dyn1

- dyn1 dyn_floatdcpath net=["vdd1" "0"] leaki_times=[7.5e-09]
- Violation Count: 1

Dynamic Floating Node Induced DC Leakage Path Check - DC Path Violations

Title	From Net	To Net	Violation Time(s)
dyn1	vdd1	0	7.500000e-09

Fdcpath datas: size=3

Instance	Current(A)	Floating Gate Node	Floating Gate Node Volt(V)
MPA2	-2.886785e-06	N/A	0.000000e+00
MNA1	8.553140e-06	float	4.436366e-01
MNA2	8.551934e-06	N/A	0.000000e+00

Mosinfo datas: size=3

Device	Model	Drain Name	Drain Volt(V)	Gate Name	Gate Volt(V)	Source Name	Source Volt(V)	Bulk Name	Bulk Volt(V)
MPA2	bsim4	outA	1.098577e+00	0	0.000000e+00	vdd1	1.100000e+00	vdd1	1.100000e+00
MNA1	bsim4	outA	1.098577e+00	float	4.436366e-01	temp	2.054808e-03	0	0.000000e+00
MNA2	bsim4	temp	2.054808e-03	vdd1	1.100000e+00	0	0.000000e+00	0	0.000000e+00

This path report contains the following three sections:

- The first section shows the path that is found starting *From Net* *vdd* *To Net* *0*.
- The second section shows the actual instances in the path. The first column *Instance* contains instances in the path. The second column contains the current through the

instances. The third column establishes the link between the floating node and MOSFET. The third column may contain either a node name or N/A. If it contains a node name, it means that the corresponding element is a MOSFET whose gate is floating. The fourth column shows the voltage of the floating gate.

- The third section shows the state of MOSFETs in the path. It does not report anything other than MOSFET. The first column *Device* is the MOSFET name. The second column is the model name. The following columns show the terminal names and voltages.

Dynamic MOSFET Voltage Check

Syntax

```
title dyn_mosv model=[m1 m2 ...] cond=<expression> duration=<value>
    time_window=[start1 stop1 start2 stop2 ...] <inst=[inst1 inst2...]>
    <xinst=[xinst1 xinst2...]> <subckt=[subckt1 subckt2...]> <xsubckt=[xsubckt1
    xsubckt2...]> <depth=n> error_limit=<value>
```

Description

Reports MOSFET devices fulfilling the conditional expression on device voltages and device size (*w*, *l*) for a duration longer than the user-defined duration threshold (*duration*).

Supported MOSFET variables are: *v(g,s)*, *v(g,d)*, *v(g,b)*, *v(d,s)*, *v(d,b)*, *v(s,b)*, *v(g)*, *v(d)*, *v(s)*, *v(b)*, *l*, and *w*.


Supported operators are: +, -, *, /, ==, !=, <, <=, >, >=, ||, &&, and !.

The results are written to a file with the extension `dynamic.xml`, which can be viewed with a Web browser.

Note: This design check is supported only in Spectre XPS FastSPICE mode. It is not supported in Spectre, Spectre APS, Spectre XPS SPICE, and Spectre XPS MS modes (see

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Spectre eXtensive Partitioning Simulator). For Spectre, Spectre APS, Spectre XPS SPICE, and Spectre XPS MS modes, use of device check is recommended (see [Device Checks](#)).



Arguments

<code>model</code>	MOSFET device model names to be checked.
<code>cond</code>	Condition to be checked (default is <code>none</code>).
<code>duration</code>	Conditions with duration longer than the specified value are reported (default is <code>5ns</code>).
<code>time_window</code>	Time window to which the circuit check is applied. Multiple non-overlapping time windows are supported. Default time window is 0 to <code>tend</code> .
<code>inst</code>	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code> .
<code>xinst</code>	Subcircuit instances that are excluded from the circuit check. Default is <code>none</code> .
<code>subckt</code>	Instances of the specified subcircuit to which the circuit checks are applied. Default is <code>subckt=*</code> .
<code>xsubckt</code>	Instances of the specified subcircuit which are excluded from the circuit checks. Default is <code>none</code> .
<code>depth</code>	Hierarchy level (from top level) to be checked. <code>depth=3</code> reports errors on top level plus 3 sublevels. Default is 8.
<code>error_limit</code>	Maximum number of errors to be reported. Default is 10000.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Example

```
mos1 dyn_mosv model=[nmos] cond=" v(g,s)>1.9" duration=2n
```

The above command will report a MOSFET instance of NMOS that fulfills the condition $v(g, s) > 1.9$ for a duration longer than 2n. . The following is an example of the report that is displayed in the Web browser:

Dynamic MOSFET Voltage Check Violations

dyn_mosv: mos1

```
mos1 dyn_mosv model=["nmos"] cond="v(g,s)>1.9" duration=2e-09
```

Violation Count: 2

Dynamic mosv check - Violation

Title	Instance Name	Start(s)	Model Name	Drain Name	Gate Name	Source Name	Bulk Name	Duration(s)	Dissatisfied	Violating Value	Check Time(s)
mos1	x1.mn2	1.058000e-09	nmos	mid	in	gnd	gnd	3.984000e-09	(v(g, s)>1.9)	v(g, s)=1.914000000000	1.058000e-09
mos1	x2.mn2	5.187000e-09	nmos	out	mid	gnd	gnd	4.813000e-09	(v(g, s)>1.9)	v(g, s)=1.909126953081	5.187000e-09

Dynamic Resistor Voltage Check

Syntax

```
title dyn_resv cond=<expression> duration=<value> time_window=[start1 stop1  
start2 stop2 ....] <inst=[inst1 inst2...]> <xinst=[xinst1 xinst2...]>  
<subckt=[subckt1 subckt2....]> <xsubckt=[xsubckt1 xsubckt2....]> <depth=n>  
error_limit=<value>
```

Description

Reports resistor elements fulfilling the conditional expression on element voltages for a duration longer than the user-defined duration threshold (`duration`).

Supported resistor variables are: $V(1, 2)$, $V(1)$, and $V(2)$.


Supported operators are: +, -, *, /, ==, !=, <, <=, >, >=, ||, &&, and !.

The results are written to a file with the extension `dynamic.xml`, which can be viewed with a Web browser.

Note: This design check is supported only in Spectre XPS FastSPICE mode. It is not supported in Spectre, Spectre APS, Spectre XPS SPICE, and Spectre XPS MS modes (see

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Spectre eXtensive Partitioning Simulator). For Spectre, Spectre APS, Spectre XPS SPICE, and Spectre XPS MS modes, use of device check is recommended (see Device Checks).



Arguments

<code>cond</code>	Condition to be checked (default is <code>none</code>).
<code>duration</code>	Conditions with duration longer than the specified value are reported (default is <code>5ns</code>).
<code>time_window</code>	Time window to which the circuit check is applied. Multiple non-overlapping time windows are supported. Default time window is <code>0 to tend</code> .
<code>inst</code>	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code> .
<code>xinst</code>	Subcircuit instances that are excluded from the circuit check. Default is <code>none</code> .
<code>subckt</code>	Instances of the specified subcircuit to which the circuit checks are applied. Default is <code>subckt=*</code> .
<code>xsubckt</code>	Instances of the specified subcircuit which are excluded from the circuit checks. Default is <code>none</code> .
<code>depth</code>	Hierarchy level (from top level) to be checked. <code>depth=3</code> reports errors on top level plus 3 sublevels. Default is <code>8</code> .
<code>error_limit</code>	Maximum number of errors to be reported. Default is <code>10000</code> .

Example

```
resv dyn_resv cond="V(1,2)>0.2" duration=5n
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The above command will report the resistor elements that fulfill the condition $V(1,2) > 0.2V$ for a duration longer than $5e-10s$. The following is an example of the report that is displayed in the Web browser:

Dynamic Resistor Voltage Check Violations

dyn_resv: resv1

resv1 dyn_resv cond="v(1,2)>0.2" duration=5e-10

Violation Count: 1

Title	Instance Name	Start(s)	Model Name	Term1 Name	Term2 Name	Duration(s)	Dissatisfied	Violating Value	Check Time(s)
resv1	r1	1.011000e-09	resistor	in	in1	6.850000e-10	(v(1, 2) > (0.2))	v(1, 2)=0.206731	1.011000e-09

Dynamic Capacitor Voltage Check

Syntax

```
title dyn_capv cond=<expression> duration=<value> time_window=[start1 stop1
    start2 stop2 ....] <inst=[inst1 inst2...]> <xinst=[xinst1 xinst2...]>
    <subckt=[subckt1 subckt2....]> <xsubckt=[xsubckt1 xsubckt2....]> <depth=n>
    error_limit=<value>
```

Description

Reports capacitor elements fulfilling the conditional expression on element voltages for a duration longer than the user-defined duration threshold (*duration*).

Supported capacitor variables are: $V(1,2)$, $V(1)$, and $V(2)$.


Supported operators are: +, -, *, /, ==, !=, <, <=, >, >=, ||, &&, and !.

The results are written to a file with the extension `dynamic.xml`, which can be viewed with a Web browser.

Note: This design check is supported only in Spectre XPS FastSPICE mode. It is not supported in Spectre, Spectre APS, Spectre XPS SPICE, and Spectre XPS MS modes (see

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Spectre eXtensive Partitioning Simulator). For Spectre, Spectre APS, Spectre XPS SPICE, and Spectre XPS MS modes, use of device check is recommended (see Device Checks).



Arguments

<code>cond</code>	Condition to be checked (default is <code>none</code>).
<code>duration</code>	Conditions with duration longer than the specified value are reported (default is <code>5ns</code>).
<code>time_window</code>	Time window to which the circuit check is applied. Multiple non-overlapping time windows are supported. Default time window is <code>0</code> to <code>tend</code> .
<code>inst</code>	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code>
<code>xinst</code>	Subcircuit instances that are excluded from the circuit check. Default is <code>none</code> .
<code>subckt</code>	Instances of the specified subcircuit to which the circuit checks are applied. Default is <code>subckt=*</code> .
<code>xsubckt</code>	Instances of the specified subcircuit which are excluded from the circuit checks. Default is <code>none</code> .
<code>depth</code>	Hierarchy level (from top level) to be checked. <code>depth=3</code> reports errors on top level plus 3 sublevels. Default is <code>8</code> .
<code>error_limit</code>	Maximum number of errors to be reported. Default is <code>10000</code> .

Example

```
capv dyn_capv cond="V(1, 2)>0.2 duration=0.5n
```


Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The above command will report the capacitor elements that fulfill the condition $V(1,2) > 0.2V$ for a duration longer than $5e-10s$. The following is an example of the report that is displayed in the Web browser:

Dynamic Capacitor Voltage Check Violations

dyn_capv: capv2

capv2 dyn_capv cond="v(1,2)>0.2" duration=5e-10

Violation Count: 1

Title	Instance Name	Start(s)	Model Name	Term1 Name	Term2 Name	Duration(s)	Dissatisfied	Violating Value	Check Time(s)
capv2	c1	1.011000e-09	capacitor	in	in1	6.850000e-10	(v(1, 2) > (0.2))	v(1, 2)=0.206731	1.011000e-09

Dynamic Diode Voltage Check

Syntax

```
title dyn_diodev model=[m1 m2 ...] cond=<expression> duration=<value>
    time_window=[start1 stop1 start2 stop2 ....] <inst=[inst1 inst2...]>
    <xinst=[xinst1 xinst2...]> <subckt=[subckt1 subckt2....]> <xsubckt=[xsubckt1
    xsubckt2....]> <depth=n> error_limit=<value>
```

Description

Reports diode devices fulfilling the conditional expression on device voltages for a duration longer than the user-defined duration threshold (*duration*).

Supported diode variables are: $v(a,c)$, $v(a)$, and $v(c)$.


Supported operators are: +, -, *, /, ==, !=, <, <=, >, >=, ||, &&, and !.

The results are written to a file with the extension `dynamic.xml`, which can be viewed with a Web browser.

Note: This design check is supported only in Spectre XPS FastSPICE mode. It is not supported in Spectre, Spectre APS, Spectre XPS SPICE, and Spectre XPS MS modes (see

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Spectre eXtensive Partitioning Simulator). For Spectre, Spectre APS, Spectre XPS SPICE, and Spectre XPS MS modes, use of device check is recommended (see [Device Checks](#)).



Arguments

<code>model</code>	Diode device model names to be checked.
<code>cond</code>	Condition to be checked (default is <code>none</code>).
<code>duration</code>	Conditions with duration longer than the specified value are reported (default is <code>5ns</code>).
<code>time_window</code>	Time window to which the circuit check is applied. Multiple non-overlapping time windows are supported. Default time window is 0 to <code>tend</code> .
<code>inst</code>	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code>
<code>xinst</code>	Subcircuit instances that are excluded from the circuit check. Default is <code>none</code> .
<code>subckt</code>	Instances of the specified subcircuit to which the circuit checks are applied. Default is <code>subckt=*</code> .
<code>xsubckt</code>	Instances of the specified subcircuit which are excluded from the circuit checks. Default is <code>none</code> .
<code>depth</code>	Hierarchy level (from top level) to be checked. <code>depth=3</code> reports errors on top level plus 3 sublevels. Default is 8.
<code>error_limit</code>	Maximum number of errors to be reported. Default is 10000.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Example

```
dv1 dyn_diodev model=["diode1"] cond="v(a,c)>0.5" duration=2.5e-08
```

The above command will report the instances of `diode1` that fulfill the condition $v(a, c) > 0.5$ for a duration longer than 25n. The following is an example of the report that is displayed in the Web browser:

Dynamic Diode Voltage Check Violations

dyn_diodev: dv1

```
dv1 dyn_diodev model=["diode1"] cond="v(a,c)>0.5" duration=2.5e-08
```

Violation Count: 2

Title	Instance Name	Start(s)	Model Name	Anode Name	Cathode Name	Duration(s)	Dissatisfied	Violating Value	Check Time(s)
dv1	d2	3.968000e-09	diode1	mid	vdd	4.638400e-08	(v(a, c) > (0.5))	v(a, c)=0.535796	3.968000e-09
dv1	d1	5.169600e-08	diode1	0	mid	5.288000e-08	(v(a, c) > (0.5))	v(a, c)=0.510379	5.169600e-08


Dynamic Excessive Element Current Check

Syntax

```
title dyn_exi dev=[d1 d2 ...] duration=<value> ith=<value> <inst=[inst1 inst2...]>  
  <xinst=[xinst1 xinst2...]> <subckt=[subckt1 subckt2...]> <xsubckt=[xsubckt1  
  xsubckt2...]> <depth=n> error_limit=<value> time_window=[start1 stop1  
  start2 stop2 ...]
```

Description

Reports elements and devices carrying currents (absolute value) above a threshold specified by `ith` for a time longer than the duration threshold specified by `duration`. The results are written to a file with the extension `dynamic.xml`, which can be viewed with a Web browser.



Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Arguments

<code>dev</code>	Device (MOSFET, R, C, and so on) instance names to be checked (default is <code>none</code>).
<code>duration</code>	Excessive currents with a duration longer than value are reported (default is <code>5ns</code>).
<code>ith</code>	Elements with current higher than the specified value are reported (default is <code>none</code>).
<code>inst</code>	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code>
<code>xinst</code>	Subcircuit instances that are excluded from the circuit check. Default is <code>none</code> .
<code>subckt</code>	Instances of the specified subcircuit to which the circuit checks are applied. Default is <code>subckt=*</code> .
<code>xsubckt</code>	Instances of the specified subcircuit which are excluded from the circuit checks. Default is <code>none</code> .
<code>depth</code>	Hierarchy level (from top level) to be checked. <code>depth=3</code> reports errors on top level plus 3 sublevels. Default is <code>8</code> .
<code>error_limit</code>	Maximum number of errors to be reported. Default is <code>10000</code> .
<code>time_window</code>	Time window to which the circuit check is applied. Multiple non-overlapping time windows are supported. Default time window is <code>0 to tend</code> .

Example

```
exi dyn_exi dev=["*"] ith=1e-06 duration=1e-09
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The above command will report all device instances that carry excessive currents higher than $1e-06$ for a duration longer than $1e-09$ s. The following is an example of the report that is displayed in the Web browser:

Dynamic Excessive Element Current Check Violations

dyn_exi: exi1

- exi1 dyn_exi dev="*" ith=1e-06 duration=1e-09
- Violation Count: 2

Title	Instance Name	Start(s)	Duration(s)	Max Current(A)
exi1	x1.mn1	4.923000e-09	5.077000e-09	2.320818e-03
exi1	x2.r1	1.280000e-10	9.872000e-09	3.000000e-03


Dynamic Excessive Rise and Fall Time Check

Syntax

```
title dyn_exrf node=[n1 n2 ...] rise=<value> fall=<value> utime=<value>
  vlth=<value> vhth=<value> time_window=[start1 stop1 start2 stop2 ....]
  <inst=[inst1 inst2...]> <xinst=[xinst1 xinst2...]> <subckt=[subckt1
  subckt2....]> <xsubckt=[xsubckt1 xsubckt2....]> <fanout=all|gate|bulk>
  <depth=n> error_limit=<value>
```

Description

Reports nodes with excessive rise and fall times, or nodes with an undefined state. The results are written to a file with the extension `dynamic.xml`, which can be viewed with a Web browser.



Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Arguments

<code>node</code>	Nodes to be checked (default is <code>none</code>).
<code>rise</code>	Rise times longer than specified value are reported (default is <code>none</code>). The rise time is measured between low (<code>vlth</code>) and high (<code>vhth</code>) voltage thresholds.
<code>fall</code>	Fall times longer than specified value are reported (default is <code>none</code>). The fall time is measured between low (<code>vlth</code>) and high (<code>vhth</code>) voltage thresholds.
<code>utime</code>	Undefined time threshold. Undefined state is defined by node voltages between the low and high voltage thresholds.
<code>vlth</code>	Low voltage threshold for <code>rise</code> , <code>fall</code> , and <code>utime</code> measurements (default is <code>none</code>).
<code>vhth</code>	High voltage threshold for <code>rise</code> , <code>fall</code> , and <code>utime</code> measurements (default is <code>none</code>).
<code>time_window</code>	Time window to which the circuit check is applied. Multiple non-overlapping time windows are supported. Default time window is 0 to <code>tend</code> .
<code>inst</code>	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code> .
<code>xinst</code>	Subcircuit instances that are excluded from the circuit check. Default is <code>none</code> .
<code>subckt</code>	Instances of the specified subcircuit to which the circuit checks are applied. Default is <code>subckt=*</code> .
<code>xsubckt</code>	Instances of the specified subcircuit which are excluded from the circuit checks. Default is <code>none</code> .
<code>fanout</code>	Fanout setting to filter node with specified connection. Possible values are <code>all</code> , <code>gate</code> , and <code>bulk</code> . Default is <code>all</code> . This option is supported only in Spectre XPS.
<code>depth</code>	Hierarchy level (from top level) to be checked. <code>depth=3</code> reports errors on top level plus 3 sublevels. Default is 8.
<code>error_limit</code>	Maximum number of errors to be reported. Default is 10000.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Example

```
exrf1 dyn_exrf node=["*"] rise=5e-10 fall=5e-10 utime=1e-09 vlth=0.3 vhth=2.7
time_window=[1e-09 9e-09]
```

The above command will report nodes with rise and fall times larger than $5e-10s$ and nodes with undefined states longer than $1e-09s$. Measurements are performed between the voltage thresholds $0.3V$ and $2.7V$ and within the time window between $1e-09s$ and $9e-09s$. The following is an example of the report that is displayed in the Web browser:

Dynamic Excessive Rise, Fall, Undefined State Time Check Violations

dyn_exrf: exrf1

- exrf1 dyn_exrf node=["*"] rise=5e-10 fall=5e-10 utime=1e-09 vlth=0.3 vhth=2.7 time_window=[1e-09 9e-09]
- Violation Count: 5

Title	Node Name	Type	Start(s)	Duration(s)
exrf1	out	fall	1.390000e-09	1.288000e-09
exrf1	out1	utime	1.440000e-09	7.560000e-09
exrf1	t1	rise	4.838000e-09	8.270000e-10
exrf1	t2	fall	5.596000e-09	8.870000e-10
exrf1	out	rise	6.374000e-09	1.336000e-09

Dynamic Glitch Check

Syntax

```
title dyn_glitch node=[n1 n2 ...] duration=<value> time_window=[start1 stop1
start2 stop2 ....] high=<value> low=<value> mid=<value> <inst=[inst1
inst2...]> <xinst=[xinst1 xinst2...]> <subckt=[subckt1 subckt2....]>
<xsubckt=[xsubckt1 xsubckt2....]> <fanout=all|gate|bulk> <depth=n>
error_limit=<value>
```

Description


A glitch occurs when:

- A low signal goes above the mid level, and crosses the mid level again in a time less than the user-defined duration.
- A high signal goes below mid level, and crosses the mid level again in a time less than the user-defined duration.

The check applies only to blocks with single and constant power supply.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The results are written to a file with the extension `dynamic.xml`, which can be viewed with a Web browser.



Arguments

<code>node</code>	Nodes to which the check is applied. Default is <code>none</code> .
<code>duration</code>	Maximum duration of a glitch (default is <code>5ns</code>).
<code>time_window</code>	Time window to which the circuit check is applied. Multiple non-overlapping time windows are supported. Default time window is <code>0 to tend</code> .
<code>high</code>	High voltage level (default is <code>none</code>).
<code>low</code>	Low voltage level (default is <code>0V</code>).
<code>mid</code>	Mid voltage level (default is $0.5 * (high + low)$).
<code>inst</code>	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code> .
<code>xinst</code>	Subcircuit instances that are excluded from the circuit check. Default is <code>none</code> .
<code>subckt</code>	Instances of the specified subcircuit to which the circuit checks are applied. Default is <code>subckt=*</code> .
<code>xsubckt</code>	Instances of the specified subcircuit which are excluded from the circuit checks. Default is <code>none</code> .

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

fanout	Fanout setting to filter node with specified connection. Possible values are <code>all</code> , <code>gate</code> , and <code>bulk</code> . Default is <code>all</code> . This option is supported only in Spectre XPS.
depth	Hierarchy level (from top level) to be checked. <code>depth=3</code> reports errors on top level plus 3 sublevels. Default is 8.
error_limit	Maximum number of errors to be reported. Default is 10000.

Example

```
dyn_glitch1 dyn_glitch node=["*"] duration=1e-09 high=1.2
```

The above command will report all nodes with glitches. The glitch duration is defined to be smaller than 1ns. The high voltage level is 1.2V. The following is an example of the report that is displayed in the Web browser:

Dynamic Glitch Check Violations

dyn_glitch: dyn_glitch1

- dyn_glitch1 dyn_glitch node=["*"] duration=1e-09 high=1.2
- Violation Count: 4

Title	Node Name	Start(s)	Duration(s)	Peak Value(V)	Static Voltage(V)
dyn_glitch1	XIL6.A1	2.064000e-09	2.940000e-10	-1.588217e-03	1.200000e+00
dyn_glitch1	OUT	2.089000e-09	3.050000e-10	1.197951e+00	0.000000e+00
dyn_glitch1	XIL6.A1	1.207800e-08	1.330000e-10	1.162371e+00	0.000000e+00
dyn_glitch1	OUT	1.210600e-08	1.320000e-10	-6.177051e-03	1.200000e+00

Dynamic Setup and Hold Check

Syntax

```
title dyn_setuphold node=[node] ref_node=[node] setup_time=<value>
hold_time=<value> delay=<value> edge=[rise|fall|both]
ref_edge=[rise|fall|both] vlth=<value> ref_vlth=<value> vhth=<value>
ref_vhth=<value> time_window=[start1 stop1 start2 stop2 ....]
<subckt=[subckt1 subckt2....]> <fanout=all|gate|bulk> error_limit=<value>
```

Description

Measures the timing of a signal net in comparison to a referenced (clock) net. It reports the setup or hold timing errors if the signal net transition happens within the specified violation window.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The violation window of the setup timing check is `refTime + delay - setup_time` and `refTime + delay`. The violation window for the hold timing check is `refTime + delay` and `refTime + delay + hold_time`. `refTime` is the transition time of the reference net.


`ref_vhth` and `vhth` parameters trigger the rising edge measurements, whereas `ref_vlth` and `vlth` parameters trigger the falling edge measurements.

If subcircuit parameter (`subckt`) is specified then the node (`node`) and reference node (`ref_node`) are considered local nodes to that subcircuit. That is, the nodes and reference nodes will belong to the instances of the specified subcircuit. Only one `subckt` value can be specified per check, with no wildcard.

If the `subckt` parameter is not specified then `node` and `ref_node` are considered as global nodes with hierarchical names starting from the top level.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The results are written to a file with the extension `dynamic.xml`, which can be viewed with a Web browser.



In the figure above, a setup or hold error is reported if the signal net transition occurs in the red marked area.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Arguments

<code>node</code>	Node to which the check is applied. Default is <code>none</code> .
<code>ref_node</code>	Name of the referenced clock (net).
<code>setup_time</code>	Setup time violation window. If specified, setup check is enabled. Default is 0.0 sec.
<code>hold_time</code>	Hold time violation window. If specified, hold check is enabled. Default is 0.0 sec.
<code>delay</code>	Delay time of the referenced signal. Default is 0.0 sec.
<code>edge</code>	Edge type of the signal net. Possible values are <code>rise</code> , <code>fall</code> , or <code>both</code> . Default is <code>rise</code> .
<code>ref_edge</code>	Edge type of the referenced signal net. Possible values are <code>rise</code> , <code>fall</code> , or <code>both</code> . Default is <code>rise</code> .
<code>vlth</code>	Low voltage threshold for the signal net. Default is 0.2v.
<code>ref_vlth</code>	Low voltage threshold for the referenced net. Default is 0.2v
<code>vhth</code>	High voltage threshold for the signal net. Default is 0.8v
<code>ref_vhth</code>	High voltage threshold for the referenced net. Default is 0.8v.
<code>time_window</code>	Time window to which the circuit check is applied. Multiple non-overlapping time windows are supported. Default time window is 0 to <code>tend</code> .
<code>error_limit</code>	Maximum number of errors to be reported. Default is 10000.
<code>subckt</code>	Instances of the specified subcircuit to which the circuit checks are applied. Default is <code>none</code> .
<code>fanout</code>	Fanout setting to filter node with specified connection. Possible values are <code>all</code> , <code>gate</code> , and <code>bulk</code> . Default is <code>all</code> . This option is supported only in Spectre XPS.

Example 1

```
s4 dyn_setuphold node=["*"] edge=rise ref_node="I9.I1.clk" ref_edge=rise
  setup_time=5e-11 vhth=0.5 ref_vhth=0.5
```

The above command reports any transition of signal node in the time window between 0.5ns before the signal `clk` rises.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Since `subckt` parameter is not specified, it will compare all nodes with `ref_node` `I9.I1.sig_2` and report any violations.

The following is an example of the report that is displayed on the Web browser.

- `s4 dyn_setuphold node=["*"] edge=rise ref_node="I9.I1.clk" ref_edge=rise setup_time=5e-11 vhth=0.5 ref_vhth=0.5`
- Violation Count: 3

Title	Ref Node Name	Node Name	Type	Edge	Ref Edge	Time(s)	Reference Time(s)	Violation Window Start(s)	Violation Window End(s)
s4	I9.I1.clk	signal_2	setup	rise	rise	1.800000e-10	2.197383e-10	1.697383e-10	2.197383e-10
s4	I9.I1.clk	signal_4	setup	rise	rise	1.900000e-10	2.197383e-10	1.697383e-10	2.197383e-10
s4	I9.I1.clk	I9.I1.sig_1	setup	rise	rise	2.099673e-10	2.197383e-10	1.697383e-10	2.197383e-10

Example 2

```
s1 dyn_setuphold node=["*"] edge=rise ref_node="clk" ref_edge=rise setup_time=5e-11 vhth=0.5 ref_vhth=0.5 subckt=ckt1
```

The above command reports any transition of the signal data in the time window between `0.5ns` before the signal `clk` rises.

Since `subckt=ckt1` is specified, it will compare all nodes in subckt `ckt1` with `ref_node` `sig_2` and report any violations. Note that `node` and `ref_node` belongs to same subckt `ckt1`.

The following is an example of the report that is displayed on the Web browser.

- `s1 dyn_setuphold node=["*"] edge=rise ref_node="clk" ref_edge=rise setup_time=5e-11 vhth=0.5 ref_vhth=0.5 subckt=["ckt1"]`
- Violation Count: 2

Title	Ref Node Name	Node Name	Type	Edge	Ref Edge	Time(s)	Reference Time(s)	Violation Window Start(s)	Violation Window End(s)
s1	I9.I1.clk	I9.I1.sig_1	setup	rise	rise	2.099673e-10	2.197383e-10	1.697383e-10	2.197383e-10
s1	I9.I0.clk	I9.I0.sig_1	setup	rise	rise	2.497238e-10	2.593195e-10	2.093195e-10	2.593195e-10


Dynamic Noisy Node Check

Syntax

```
title dyn_noisynode node=[node] time_window=[start1 stop1 start2 stop2 ....]
duration=<value> <inst=[inst1 inst2...]> skip =<value> e1=<value> e2=<value>
<xinst=[xinst1 xinst2...]> <subckt=[subckt1 subckt2...]> <xsubckt=[xsubckt1
xsubckt2...]> <fanout=all|gate|bulk> <depth=n> error_limit=<value>
```

Description

Identifies the nodes with unstable or noisy node conditions. A node is considered unstable or noisy if its voltage fulfills the condition $\text{abs}(dV/dt) > e1$ and $\text{abs}(d(dV/dt)/dt) > e2$ for a time longer than `duration`. Stable periods shorter than `skip` are ignored. The results are written to a file with the extension `dynamic.xml`, which can be viewed with a Web browser.



Arguments

<code>node</code>	Node to which the check is applied. Default is <code>none</code> .
<code>duration</code>	Duration threshold. Default is <code>5.00e-07</code> .
<code>e1</code>	First derivative threshold. Default is <code>5.00e04</code> .
<code>e2</code>	Second derivative threshold. Default is <code>2.00e16</code> .
<code>skip</code>	Stable periods less than <code>skip</code> are ignored. Default is <code>50.0e-09</code>

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<code>time_window</code>	Time window to which the circuit check is applied. Multiple non-overlapping time windows are supported. Default time window is 0 to <code>tend</code> .
<code>error_limit</code>	Maximum number of errors to be reported. Default is 10000.
<code>inst</code>	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code>
<code>xinst</code>	Subcircuit instances that are excluded from the circuit check. Default is <code>none</code> .
<code>subckt</code>	Instances of the specified subcircuit to which the circuit checks are applied. Default is <code>subckt=*</code> .
<code>xsubckt</code>	Instances of the specified subcircuit which are excluded from the circuit check. Default is <code>none</code> .
<code>fanout</code>	Fanout setting to filter node with specified connection. Possible values are <code>all</code> , <code>gate</code> , and <code>bulk</code> . Default is <code>all</code> . This option is supported only in Spectre XPS.
<code>depth</code>	Hierarchy level (from top level) to be checked. <code>depth=3</code> reports errors on top level plus 3 sublevels. Default is 8.

Example

```
u1 dyn_noisynode node=["*"] duration=1e-08 skip=1.5e-10 time_window=[0 20n]
```

The above command reports all nodes with unstable or noisy node conditions for a duration longer than $1e-08$ seconds. Stable periods shorter than $1.5e-10$ are ignored. The circuit check is active between 0 and 20ns.

The following is an example of the report that is displayed on the Web browser.

Dynamic Noisy Node Check Violations

dyn_noisynode: u1

- u1 dyn_noisynode node=["*"] duration=1e-08 skip=1.5e-10
- Violation Count: 5

Title	Node Name	Start(s)	Duration(s)
u1	2	8.333333e-12	1.998472e-08
u1	3	8.333333e-12	1.998472e-08

Dynamic Node Capacitance Check

Syntax

```
title dyn_nodecap <node=[node1 node2...]> <time=[t1 t2...]> <inst=[inst1
    inst2...]> <xinst=[xinst1 xinst2...]> <subckt=[subckt1 subckt2....]>
    <xsubckt=[xsubckt1 xsubckt2....]> <fanout=all|gate|bulk> <depth=n>
    error_limit=<value>
```

Description

Reports the node capacitance at specified times (*time*) of a transient simulation. Device capacitances, voltage dependent capacitances, grounded and coupling caps are combined into one value. Nodes connecting to power supplies are not reported. The results are written to a file with the extension `dynamic.xml`, which can be viewed with a Web browser.

Arguments

<code>node</code>	Nodes for which the capacitance needs to be checked. Default value is <code>none</code> .
<code>time</code>	Time point(s) at which the check needs to be performed.
<code>inst</code>	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code>
<code>xinst</code>	Subcircuit instances that are excluded from the circuit check. Default is <code>none</code> .
<code>subckt</code>	Instances of the specified subcircuit to which the circuit checks are applied. Default is <code>subckt=*</code> .
<code>xsubckt</code>	Instances of the specified subcircuit which are excluded from the circuit checks. Default is <code>none</code> .
<code>fanout</code>	Fanout setting to filter node with specified connection. Possible values are <code>all</code> , <code>gate</code> , and <code>bulk</code> . Default is <code>all</code> . This option is supported only in Spectre XPS.
<code>depth</code>	Hierarchy level (from top level) to be checked. <code>depth=3</code> reports errors on top level plus 3 sublevels. Default is 8.
<code>error_limit</code>	Maximum number of errors to be reported. Default is 10000.

Example

```
n1 dyn_nodecap node=[*] time=[0 3n 7n]
```

The above command will report the node capacitance for all nodes at times 0, 3ns and 7ns.

The following is an example of the report that is displayed in the Web browser:

Dynamic Node Capacitance Check Violations

dyn_nodecap: n1

```
n1 dyn_nodecap node=["*"] time=[0 3e-09 7e-09]
```

Violation Count: 6

Title	Node Name	Time(s)	Capacitance(F)
n1	mid	0.000000e+00	3.239651e-13
n1	out	0.000000e+00	1.035941e-13
n1	mid	3.000000e-09	2.545755e-13
n1	out	3.000000e-09	1.982198e-13
n1	mid	7.000000e-09	3.234888e-13
n1	out	7.000000e-09	1.035941e-13

Dynamic Subcircuit Port Power Check

```
title dyn_subcktpwr <port=[port1 port2...]> <power=[on|off]><inst=[inst1  
    inst2...]> error_limit=<value> time_window=[start1 stop1 start2 stop2 ....]  
    <depth=n> filter=[none|gates] ith=<value>
```

Description

Reports port currents, port powers, and subcircuit powers.

The port current is positive when the current is going into a subcircuit. This check will report average, RMS, and maximum values of the current entering a port.

The power analysis can be done by using the parameter `power`. When the parameter `power` is set to `on`, then two additional sections are generated. The first section reports the average, RMS and the maximum power entering the ports, specified using the parameter `port`. The

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

second section reports the average, RMS, and the maximum power consumed by each instance of a subcircuit, specified using the parameter `inst`.

Note: For the second section, it is mandatory to have the parameter `port` set to `[*]`. The wildcard in `port` parameter only considers the ports defined in the subcircuit definition. For global nodes, you need to add the ports manually.

Arguments

<code>port</code>	The ports that need to be analyzed. Default value is <code>none</code> .
<code>inst</code>	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code>
<code>power</code>	If set to <code>off</code> (default), report only port currents. If set to <code>on</code> , report port currents, and power of ports and subcircuits.
<code>depth</code>	Hierarchy level (from top level) to be checked. <code>depth=3</code> reports errors on top level plus 3 sublevels. Default is <code>none</code> .
<code>filter</code>	If set to <code>none</code> (default), all gates are checked. If set to <code>gates</code> , ports connected to MOSFET gates are skipped.
<code>error_limit</code>	Maximum number of errors to be reported. Default is 10000.
<code>time_window</code>	Time window to which the circuit check is applied. Multiple non-overlapping time windows are supported. Default time window is 0 to <code>tend</code> .
<code>ith</code>	If all the <code>abs(AVG)</code> , <code>RMS</code> and <code>abs(MAX)</code> values are below <code>ith</code> , the values will be filtered out. This option is supported only in Spectre XPS.

Example

```
chk1 dyn_subcktpwr inst=[*] port=[*] depth=1 time_window=[0 10m] power=on
```

The above command reports the port current for all ports of all instances in the time window between 0 and 10ms. The report includes the current and power information for all subcircuit instances one level down the hierarchy.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The following is an example of the report that is displayed in the Web browser:

Dynamic Subckt Port Power Check Violations

dyn_subcktpwr: chk1

chk1 dyn_subcktpwr inst=["*"] port=["*"] depth=1 time_window=[0 0.01] power=on

Violation Count: 5

Dynamic Subckt Port Power Check - Port Current Report

Title	Port Name	Avg(A)	RMS(A)	Max(A)	Max Time(s)	From(s)	To(s)
chk1	x_top.A	8.000015e-04	1.260086e-03	2.000004e-03	1.100000e-03	0.000000e+00	1.000000e-02
chk1	x_top.B	-8.000015e-04	1.260086e-03	-2.000004e-03	1.100000e-03	0.000000e+00	1.000000e-02

Dynamic Subckt Port Power Check - Port Power Report

Title	Port Name	Avg(W)	RMS(W)	Max(W)	Max Time(s)	From(s)	To(s)
chk1	x_top.A	7.939066e-04	1.255858e-03	2.000004e-03	1.100000e-03	0.000000e+00	1.000000e-02
chk1	x_top.B	7.939066e-04	1.255858e-03	2.000004e-03	1.100000e-03	0.000000e+00	1.000000e-02

Dynamic Subckt Port Power Check - Subckt Power Report

Title	Instance Name	Avg(W)	RMS(W)	Max(W)	Max Time(s)	From(s)	To(s)
chk1	x_top	1.587813e-03	2.511717e-03	4.000008e-03	1.100000e-03	0.000000e+00	1.000000e-02

Dynamic Pulse Width Check

Syntax

```
title dyn_pulsewidth node=[n1 n2 ...] pwmin_low=<value> pwmax_low=<value>
    pwmin_high=<value> pwmax_high=<value> vlth=<value> vhth=<value>
    time_window=[start1 stop1 start2 stop2 ....] <inst=[inst1 inst2...]>
    <xinst=[xinst1 xinst2...]> <subckt=[subckt1 subckt2...]> <xsubckt=[xsubckt1
    xsubckt2...]> <fanout=all|gate|bulk> <depth=n> error_limit=<value>
```


Description

The pulse width of a logic low state signal is the duration between which the signal crosses the low voltage threshold (*vlth*) while falling and again crosses *vlth* while rising. If this duration is outside the range specified using the *pwmin_low* and *pwmax_low* parameters, the *dyn_pulsewidth* check reports the pulse width of such signals.

Similarly, the pulse width of a logic high state signal is the duration between which the signal crosses the high voltage threshold (*vhth*) while rising and again crosses *vhth* while falling.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

If this duration is outside the range of `pwmin_high` and `pwmax_high` parameters, the `dyn_pulwidth` check reports the pulse width of such signals.



The results are written to a file with the extension `dynamic.xml`, which can be viewed with a Web browser.

Arguments

<code>node</code>	Nodes to which the check is applied.
<code>pwmin_low</code>	Minimum value of the pulse width in logic low state. Default is 0.0 sec.
<code>pwmax_low</code>	Maximum value of the pulse width in logic low state. Default is infinity sec.
<code>pwmin_high</code>	Minimum value of the pulse width in logic high state. Default is 0.0 sec.
<code>pwmax_high</code>	Maximum value of the pulse width in logic high state. Default is infinity sec.
<code>vlth</code>	Low voltage threshold for the signal net. Default is 0.2v.
<code>vhth</code>	High voltage threshold for the signal net. Default is 0.8v.
<code>time_window</code>	Time window to which the circuit check is applied. Multiple non-overlapping time windows are supported. Default time window is 0 to <code>tend</code> .

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<code>error_limit</code>	Maximum number of errors to be reported. Default is 10000.
<code>inst</code>	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code>
<code>xinst</code>	Subcircuit instances that are excluded from the circuit check. Default is <code>none</code> .
<code>subckt</code>	Instances of the specified subcircuit to which the circuit checks are applied. Default is <code>subckt=*</code> .
<code>xsubckt</code>	Instances of the specified subcircuit which are excluded from the circuit checks. Default is <code>none</code> .
<code>fanout</code>	Fanout setting to filter node with specified connection. Possible values are <code>all</code> , <code>gate</code> , and <code>bulk</code> . Default is <code>all</code> . This option is supported only in Spectre XPS.
<code>depth</code>	Hierarchy level (from top level) to be checked. <code>depth=3</code> reports errors on top level plus 3 sublevels. Default is 8.

Example

```
chk1 dyn_pulsewidth node=[*] pwmin_low=20n pwmax_low=40n pwmin_high=20n  
pwmax_high=40n vlth=0.2 vhth=1.0
```

The above command reports all nodes that specify either of the following conditions:

- The pulse width in logic low state is outside the range of parameters `pwmin_low` (20n) and `pwmax_low` (40n).
- The pulse width in logic high state is outside the range of parameters `pwmin_high` (20n) and `pwmax_high` (40n).

The following is an example of the report that is displayed in the Web browser.

Dynamic Pulse Width Check Violations

dyn_pulsewidth: chk1

chk1 dyn_pulsewidth node=["*"] pwmin_low=2e-08 pwmax_low=4e-08
pwmin_high=2e-08 pwmax_high=4e-08 vlth=0.2 vhth=1

Violation Count: 4

Title	Node Name	Type	Time(s)	Pulse Width(s)
chk1	out1	low	1.039700e-08	9.843000e-09
chk1	out1	high	2.035600e-08	4.994700e-08
chk1	out1	high	1.003570e-07	9.946000e-09
chk1	out1	low	1.103970e-07	4.984300e-08

Dynamic Active Node Check

Syntax

```
title dyn_actnode node=[n1 n2 ...] dv=<value> type=<value> time_window=[start1  
stop1 start2 stop2 ....] <inst=[inst1 inst2...]> <xinst=[xinst1 xinst2...]>  
<subckt=[subckt1 subckt2....]> <xsubckt=[xsubckt1 xsubckt2....]>  
<fanout=all|gate|bulk> <depth=n> error_limit=<value>
```

Description

The dynamic active node check detects nodes with voltage changes that exceed the user-defined threshold `dv`. The voltage change is defined as peak-to-peak voltage (V_{pp}) within a time window.

The results are written to the `dynamic.xml` file, which can be viewed in a Web browser.

Note: This design check is supported only in Spectre XPS FastSPICE mode. It is not supported in Spectre, Spectre APS, Spectre XPS SPICE, and Spectre XPS MS modes (see [Spectre eXtensive Partitioning Simulator](#)).

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Arguments

<code>node</code>	Nodes to which the check is applied.
<code>dv</code>	Voltage change threshold for the active nodes. Default is 0.1 volt.
<code>type</code>	Report inactive or active nodes or both. Possible values are <code>act</code> , <code>inact</code> , and <code>both</code> .
<code>time_window</code>	Time window to which the circuit check is applied. Multiple non-overlapping time windows are supported. Default time window is 0 to <code>tend</code> .
<code>error_limit</code>	Maximum number of errors to be reported. Default is 10000.
<code>inst</code>	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code>
<code>xinst</code>	Subcircuit instances that are excluded from the circuit check. Default is <code>none</code> .
<code>subckt</code>	Instances of the specified subcircuit to which the circuit checks are applied. Default is <code>subckt=*</code> .
<code>fanout</code>	Fanout setting to filter node with specified connection. Possible values are <code>all</code> , <code>gate</code> , and <code>bulk</code> . Default is <code>all</code> . This option is supported only in Spectre XPS.
<code>xsubckt</code>	Instances of the specified subcircuit which are excluded from the circuit checks. Default is <code>none</code> .
<code>depth</code>	Hierarchy level (from top level) to be checked. <code>depth=3</code> reports errors on top level plus 3 sublevels. Default is 8.

Example

```
chk2 dyn_actnode node=[*] dv=4 type=act time_window=[0 3e-07]
```

The above command reports all nodes that are active. These active nodes will have peak-to-peak voltage above 4V between 0s to 300ns.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The following is an example of the report that is displayed on the Web browser.

dyn_actnode: chk2

- chk2 dyn_actnode node=[***] dv=4 type=act time_window=[0 3e-07]
- Violation Count: 14

Dynamic Active Node Check - Active Nodes

Title	Node Name	Vpp(V)	From(s)	To(s)
chk2	Din1	6.861252e+00	0.000000e+00	3.000000e-07
chk2	QB	9.219133e+00	0.000000e+00	3.000000e-07
chk2	QC	8.271572e+00	0.000000e+00	3.000000e-07
chk2	QE	9.093221e+00	0.000000e+00	3.000000e-07

Dynamic Subcircuit Instance Activity Check

Syntax

```
title dyn_activity min_activity=<value> time_window=[start1 stop1 start2 stop2...]
<inst=[inst1 inst2...]>
```

Description

This check reports the activity percentage of an instance relative to a circuit. The activity percentage is the ratio of events in the instance versus the events in the entire circuit.

The check reports the activity for instances specified using the `inst` parameter and all its child instances.

The results are written to the `dynamic.xml` file, which can be viewed in a Web browser.

Note: This design check is supported only in Spectre XPS FastSPICE mode. It is not supported in Spectre, Spectre APS, Spectre XPS SPICE, and Spectre XPS MS modes (see [Spectre eXtensive Partitioning Simulator](#)).

Arguments

<code>min_activity</code>	Any block activity below the minimum activity value is not be reported. The value can be between 0 and 1. Default is 0.
---------------------------	---

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

`time_window` Time window to which the circuit check is applied. Multiple non-overlapping time windows are supported. Default time window is 0 to `tend`.

`inst` Instances of the subcircuit to which the check is applied. Default is none.

Example

```
chk1 dyn_activity inst=[x1 x2] time_window=[0n 20n] min_activity=0
```

The above command will check the activity percentage of instances X1 and X2. The events start recording between the specified time window of 0ns and 20ns.

The following is an example of the report that is displayed on the Web browser:

Dynamic Subckt Activity Check Violations

dyn_activity: chk1

```
chk1 dyn_activity inst=["x1" "x2"] time_window=[0 2e-08] min_activity=0
```

Violation Count: 10

Title	Instance Name	Activity	Subckt	From(s)	To(s)
chk1	x1	11.358%	logic_gates	0.000000e+00	2.000000e-08
chk1	x1.x_d1	3.580%	nand	0.000000e+00	2.000000e-08
chk1	x1.x_d2	3.126%	nand	0.000000e+00	2.000000e-08
chk1	x1.x_r1	3.669%	nor	0.000000e+00	2.000000e-08
chk1	x1.x_t2	0.983%	inv	0.000000e+00	2.000000e-08
chk1	x2	88.642%	logic_gates	0.000000e+00	2.000000e-08
chk1	x2.x_d1	31.813%	nand	0.000000e+00	2.000000e-08
chk1	x2.x_d2	20.177%	nand	0.000000e+00	2.000000e-08
chk1	x2.x_r1	33.956%	nor	0.000000e+00	2.000000e-08
chk1	x2.x_t2	2.696%	inv	0.000000e+00	2.000000e-08

Dynamic Subcircuit Port Voltage/Current Check

Syntax

```
title dyn_subcktpport cond=<expression> duration=<value> time_window=[start1 stop1  
start2 stop2...] subckt=<value> error_limit=<value>
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Description

Reports instances of the user-specified `subckt` fulfilling the conditional expression on port voltages and port currents for a time longer than the user-specified `duration`. Only one subcircuit is allowed per statement.

Voltages and currents of a port can be referenced by the port name of a subcircuit. For example, consider the subcircuit definition `.subckt INV port_A port_B`. Here, supported port names are: `v(port_A)`, `v(port_B)`, `v(port_A,port_B)`, `i(port_A)`, and `i(port_B)`. The port current is positive when the current is flowing into a subcircuit.

Supported operators are: `+`, `-`, `*`, `/`, `==`, `!=`, `<`, `<=`, `>`, `>=`, `|`, `&&`, and `!`.

All design instances of the subcircuit specified using `subckt` are checked.

The results are written to the `dynamic.xml` file, which can be viewed in a Web browser.

Arguments

<code>cond</code>	Conditional expression to be fulfilled. Default is none.
<code>time_window</code>	Time window to which the circuit check is applied. Multiple non-overlapping time windows are supported. Default time window is 0 to <code>tend</code> .
<code>duration</code>	Duration threshold. Default is 5.00E-09 sec.
<code>error_limit</code>	Maximum number of errors reported. Default is 10000.
<code>subckt</code>	Instances of the specified subcircuit to which the check is applied. Wildcard is not supported. Default is none.

Example

```
vol1 dyn_subcktport subckt="decwl64b" cond="v(inh_VDD)>1.7" duration=10n
```

The above command will report all instances of subcircuit `decwl64b` satisfying the condition `v(inh_VDD)>1.7` for a duration longer than 10n.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The following is an example of the report that is displayed on the Web browser:

- vol1 dyn_subcktport subckt="decwl64b" cond="v(inh_VDD)>1.7 " duration=1e-08
- Violation Count: 4

Title	Instance Name ▾	From(s)	To(s)	Dissatisfied	Violating Value
vol1	XTOP.XPOST0	0.000000e+00	1.000000e-07	(v(inh_VDD) > (1.7))	v(inh_VDD)=1.8

Dynamic Delay Check

Syntax

```
title dyn_delay node=[node] ref_node=[node] min_time=<value> max_time=<value>
  edge=[rise|fall|both] ref_edge=[rise|fall|both] vlth=<value>
  ref_vlth=<value> vhth=<value> ref_vhth=<value> time_window=[ start1 stop1
  start2 stop2 .... ] <subckt=[subckt1]> <fanout=all|gate|bulk>
  error_limit=<value>
```

Description

Checks timing delays between two signals and reports nodes with edge delay errors.

The delay is measured between user-specified nodes and a reference node. A timing delay error occurs when the transition time of a signal falls outside the range of `refTime + min_time` and `refTime + max_time`, where `refTime` is the transition time of the reference signal. In other words, a timing delay error occurs when the delay between the signal and the reference signal is outside the range of `min_time` and `max_time`.


The `ref_vhth` and `vhth` parameters are used for triggering rising edge measurements, while `ref_vlth` and `vlth` parameters are used for triggering falling edge measurements. For example, a delay measurement from a rising reference signal to a falling signal includes measuring the delay from the time the reference signal crosses `ref_vhth` to the time the signal crosses `vlth`.

If the `subckt` parameter is specified, then `node` and `ref_node` are considered as local nodes to the specified subcircuit. In other words, `node` and `ref_node` belong to the instances of the specified subcircuit. Only one `subckt` value can be specified per check, with no wildcard.

If the `subckt` parameter is not specified, `node` and `ref_node` are considered as global nodes with hierarchical names starting from the top level.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The results are written to the `dynamic.xml` file, which can be viewed in a Web browser.



In the figure above, an error is reported if the signal net transition occurs outside the green marked area.

Note: This design check is supported only in Spectre XPS FastSPICE mode. It is not supported in Spectre, Spectre APS, Spectre XPS SPICE, and Spectre XPS MS modes (see [Spectre eXtensive Partitioning Simulator](#)).

Arguments

<code>node</code>	Nodes to which the check is applied.
<code>ref_node</code>	Name of the referenced node. Wildcards are not supported.
<code>min_time</code>	Minimum time delay between the signal and the reference signal transition.
<code>max_time</code>	Maximum time delay between the signal and the reference signal transition.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<code>edge</code>	Edge type of the signal net. Possible values are <code>rise</code> , <code>fall</code> , and <code>both</code> . Default value is <code>rise</code> .
<code>ref_edge</code>	Edge type of the reference signal. Possible values are <code>rise</code> , <code>fall</code> , and <code>both</code> . Default value is <code>rise</code> .
<code>vlth</code>	Low voltage threshold for the signal net.
<code>ref_vlth</code>	Low voltage threshold for the referenced net.
<code>vhth</code>	High voltage threshold for the signal net.
<code>ref_vhth</code>	High voltage threshold for the referenced net.
<code>time_window</code>	Time window to which the circuit check is applied. Multiple non-overlapping time windows are supported. Default time window is 0 to <code>tend</code> .
<code>error_limit</code>	Maximum number of errors reported. Default is 10000.
<code>subckt</code>	Instances of the specified subcircuit to which the check is applied. Default is none.

Example

```
d1 dyn_delay ref_node=out8 node=out1 ref_edge=rise edge=fall min_time=100p
max_time=5n time_window=[115n 200n]
```

The above command reports any transition of signal data having delay of more than 5n seconds or having delay of less than 100p seconds. The delay is evaluated from the rising edge of `out8` node to the falling edge of `out1` node.

If the `subckt` parameter is not specified, then `node` and `ref_node` are considered as global nodes with the hierarchical names starting from the top level.

The following is an example of the report that is displayed on the Web browser:

Dynamic Delay Check Violations

dyn_delay: d1

- d1 dyn_delay ref_node="out8" node=["out1"] ref_edge=rise edge=fall min_time=1e-10 max_time=5e-09 time_window=[1.15e-07 2e-07]
- Violation Count: 1

Title	Ref Node Name	Node Name	Ref Edge	Edge	Reference Time(s)	Time(s)	Delay(s)
d1	out8	out1	rise	fall	1.195470e-07	1.911900e-07	7.164300e-08

Static Checks

Static checks are performed after parsing, using the topology information and voltage propagation. They apply to digital and SRAM circuits only and do not require a transient simulation. Static checks use the `static_` keyword prefix, and write the results into a file with the extension `.static.xml`. The xml file can be viewed with any Web browser.

Note: Static checks are supported only in Spectre APS, Spectre XPS SPICE mode, and Spectre XPS FastSPICE mode. These static circuit checks are not supported in Spectre and Spectre XPS MS.

- [Static High Impedance Node Check](#) on page 439
- [Static DC Leakage Path Check](#) on page 441
- [Static NMOS/PMOS Forward Bias Bulk Check \(NMOS, PMOS\)](#) on page 443
- [Static Voltage Domain Device Check](#) on page 446
- [Static Transmission Gate Check](#) on page 448
- [Static Always Conducting NMOS/PMOS Check \(NMOS, PMOS\)](#) on page 450
- [Static MOSFET Voltage Check](#) on page 452
- [Static Resistor Voltage Check](#) on page 455
- [Static Capacitor Voltage Check](#) on page 457
- [Static Diode Voltage Check](#) on page 459
- [Static Resistor Check](#) on page 461
- [Static Capacitor Check](#) on page 462
- [Static ERC Check](#) on page 464
- [Static RC Delay Check](#) on page 467
- [Static Subcircuit Port Voltage Check](#) on page 469


Static High Impedance Node Check

Syntax

```
title static_highz node=[n1 n2 ...] vnth=<value> vpth=<value> <inst=[inst1  
    inst2...]> <xinst=[xinst1 xinst2...]> <subckt=[subckt1 subckt2...]>  
    <xsubckt=[xsubckt1 xsubckt2...]> <fanout=all|gate|bulk> pwl_time=<value>  
    <depth=n> error_limit=<value>
```

Description

Reports nodes without a possible conducting path to a DC power supply or ground. The results are written to a file with the extension `static.xml`, which can be viewed with a Web browser.



Arguments

<code>node</code>	Nodes to be checked for the highz state. Default is <code>none</code> .
<code>vnth</code>	NMOS threshold voltage. This value is used to calculate the voltage drop across a NMOS channel during voltage propagation (the default value is 0.5 v).
<code>vpth</code>	PMOS threshold voltage. This value is used to calculate the voltage drop across a PMOS channel during voltage propagation (the default value is -0.4 v).
<code>inst</code>	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code>
<code>xinst</code>	Subcircuit instances that are excluded from the circuit check. Default is <code>none</code> .
<code>subckt</code>	Instances of the specified subcircuit to which the circuit checks are applied. Default is <code>subckt=*</code> .
<code>xsubckt</code>	Instances of the specified subcircuit which are excluded from the circuit checks. Default is <code>none</code> .
<code>fanout</code>	Fanout setting to filter node with specified connection. Possible values are <code>all</code> , <code>gate</code> , and <code>bulk</code> . Default is <code>all</code> .

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<code>pwl_time</code>	If specified, all pwl sources are considered constant sources with a value equal to the voltage of the pwl source at <code>pwl_time</code> . Default is infinity.
<code>depth</code>	Hierarchy level (from top level) to be checked. <code>depth=3</code> reports errors on top level plus 3 sublevels. Default is 8.
<code>error_limit</code>	Maximum number of errors to be reported. Default is 10000.

Example

```
static_hz1 static_highz node=["*"]
```

The above command will report all possible high impedance nodes. The following is an example of the report that is displayed in the Web browser:

Static HighZ Node Check Violations

static_highz: static_hz1

```
static_hz1 static_highz node=["*"]
```

Violation Count: 1

Static HighZ Node Check - Violation

Title	Node Name
static_hz1	inp

Static DC Leakage Path Check

Syntax


```
title static_dcpth net=[n1 n2 ...] vnth=<value> vpth=<value> <inst=[inst1  
inst2...]> <xinst=[xinst1 xinst2...]> <subckt=[subckt1 subckt2....]>  
<xsubckt=[xsubckt1 xsubckt2....]> pwl_time=<value> <depth=n>  
error_limit=<value>
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Description

Reports the always conducting paths between the power supply nodes. If more than two nets are specified, Spectre checks the leakage path between each net combination. For example, if `net=[vdc1 vdc2 0]` is specified, then the conducting path between `vdc1` and `vdc2`, `vdc1` and `0`, and `vdc2` and `0` is checked.

The results are written to a file with the extension `static.xml`, which can be viewed with a Web browser.



Arguments

<code>net</code>	Hierarchical node names between which the leakage path is checked. Wildcarding is not allowed. All combination of nets are checked. Default is none.
<code>vnth</code>	NMOS threshold voltage. This value is used to calculate the voltage drop across a NMOS channel during voltage propagation (the default value is 0.5 v).
<code>vpth</code>	PMOS threshold voltage. This value is used to calculate the voltage drop across a PMOS channel during voltage propagation (the default value is -0.4 v).
<code>inst</code>	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code>
<code>xinst</code>	Subcircuit instances that are excluded from the circuit check. Default is <code>none</code> .
<code>subckt</code>	Instances of the specified subcircuit to which the circuit checks are applied. Default is <code>subckt=*</code> .
<code>xsubckt</code>	Instances of the specified subcircuit which are excluded from the circuit checks. Default is <code>none</code> .

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<code>pwl_time</code>	If specified, all pwl sources are considered constant sources with a value equal to the voltage of the pwl source at <code>pwl_time</code> . Default is infinity.
<code>depth</code>	Hierarchy level (from top level) to be checked. <code>depth=3</code> reports errors on top level plus 3 sublevels. Default is 8.
<code>error_limit</code>	Maximum number of errors to be reported. Default is 10000.

Example

```
dc1 static_dcpath net=["vdd 0"]
```

The above command will report potential DC leakage paths between the power supply nodes `vdd` and `0`. The following is an example of the report that is displayed in the Web browser:

Static DC Leakage Path Check Violations

static_dcpath: dc1

```
dc1 static_dcpath net=["vdd" "0"]
```

Violation Count: 1

Static DC Leakage Path Check - Violation

Title	From Net	To Net
dc1	vdd	0

Path Elements:

mp1

mn2

Static NMOS/PMOS Forward Bias Bulk Check (NMOS, PMOS)

Syntax

```
title static_nmosb model=[m1 m2 ...] mode=[definite|possible] vt=<value>  
  vnth=<value> vpth=<value> <inst=[inst1 inst2...]> <xinst=[xinst1 xinst2...]>  
  <subckt=[subckt1 subckt2....]> <xsubckt=[xsubckt1 xsubckt2....]>  
  pwl_time=<value> <depth=n> error_limit=<value>
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
title static_pmosb model=[m1 m2 ...] mode=[definite|possible] vt=<value>
    vnth=<value> vpth=<value> <inst=[inst1 inst2...]> <xinst=[xinst1 xinst2...]>
    <subckt=[subckt1 subckt2....]> <xsubckt=[xsubckt1 xsubckt2....]>
    pwl_time=<value> <depth=n> error_limit=<value>
```

Description


Reports MOSFET devices with forward biased bulk condition. The results are written to a file with the extension `static.xml`, which can be viewed with a Web browser. A violation is generated when the bulk bias voltage meets the following conditions:

For NMOS:

- When `mode=definite`: $\min(V_b) \geq \min(V_d, V_s) + \text{abs}(v_t)$
- When `mode=possible`: $\max(V_b) \geq \min(V_d, V_s) + \text{abs}(v_t)$

For PMOS:

- When `mode=definite`: $\max(V_b) \leq \max(V_d, V_s) - \text{abs}(v_t)$
- When `mode=possible`: $\min(V_b) \leq \max(V_d, V_s) - \text{abs}(v_t)$



Arguments

<code>model</code>	Model(s) to which the forward bias bulk condition is applied. Default is none.
<code>mode</code>	When <code>mode=possible</code> , all possible violations are reported. When <code>mode=definite</code> , definite violations are reported. The default value is <code>definite</code> .
<code>vt</code>	Threshold voltage for p-n junction being checked (the default value is 0.3 v)

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<code>vnth</code>	NMOS threshold voltage. This value is used to calculate the voltage drop across a NMOS channel during voltage propagation (the default value is 0.5 v).
<code>vpth</code>	PMOS threshold voltage. This value is used to calculate the voltage drop across a PMOS channel during voltage propagation (the default value is -0.4 v).
<code>inst</code>	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code>
<code>xinst</code>	Subcircuit instances that are excluded from the circuit check. Default is <code>none</code> .
<code>subckt</code>	Instances of the specified subcircuit to which the circuit checks are applied. Default is <code>subckt=*</code> .
<code>xsubckt</code>	Instances of the specified subcircuit which are excluded from the circuit checks. Default is <code>none</code> .
<code>pwl_time</code>	If specified, all pwl sources are considered constant sources with a value equal to the voltage of the pwl source at <code>pwl_time</code> . Default is infinity.
<code>depth</code>	Hierarchy level (from top level) to be checked. <code>depth=3</code> reports errors on top level plus 3 sublevels. Default is 8.
<code>error_limit</code>	Maximum number of errors to be reported. Default is 10000.

Example

```
nmosb1 static_nmosb model=["nmos"]
```

The above command will report all instances of the `nmos` model with potential forward bias bulk conditions. The following is an example of the report that is displayed in the Web browser:

Static Forward Bias Bulk Check Violations

static_nmosb: nmosb1

```
nmosb1 static_nmosb model=["nmos"]
```

Violation Count: 1

Static Forward Bias Bulk Check - Violation

Title	Instance Name	Model Name	Sub Name	Vd	Vg	Vs	Vb
nmosb1	x1.mn1	nmos	inv	(0, 3)	(0, 3)	(0, 0)	(3, 3)

Static Voltage Domain Device Check

Syntax


```
title static_voltdomain model=[m1 m2 ...] <inst=[inst1 inst2...]> <xinst=[xinst1  
  xinst2...]> <subckt=[subckt1 subckt2....]> <xsubckt=[xsubckt1 xsubckt2....]>  
  pw1_time=<value> <depth=n> error_limit=<value>
```

Description

Reports high voltage driving the low-voltage MOSFETS and low voltage driving the high-voltage MOSFETS.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The results are written to a file with the extension `static.xml`, which can be viewed with a Web browser.



Arguments


<code>model</code>	MOSFET device model names to be checked. By default, all types of MOSFETs are checked.
<code>inst</code>	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code>
<code>xinst</code>	Subcircuit instances that are excluded from the circuit check. Default is <code>none</code> .
<code>subckt</code>	Instances of the specified subcircuit to which the circuit checks are applied. Default is <code>subckt=*</code> .
<code>xsubckt</code>	Instances of the specified subcircuit which are excluded from the circuit checks. Default is <code>none</code> .
<code>pwl_time</code>	If specified, all pwl sources are considered constant sources with a value equal to the voltage of the pwl source at <code>pwl_time</code> . Default is infinity.
<code>depth</code>	Hierarchy level (from top level) to be checked. <code>depth=3</code> reports errors on top level plus 3 sublevels. Default is 8.
<code>error_limit</code>	Maximum number of errors to be reported. Default is 10000.

Example

```
chk1 static_volt domain model=[*]
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The above command will check all instances of MOSFETS. The *HighV Driving LowV* table reports MOSFETs whose gate voltage is higher than the drain/source voltage. The *LowV Driving HighV* table reports MOSFETs whose gate voltage is lower than the drain/source voltage.



The following is an example of the report that is displayed in the Web browser:

Static Voltage Domain Device Check - HighV Driving LowV

Title	Node Name	Instance Name	Vd	Vg	Vs	Vb
chk1	out_1	mn2	(0, 0.9)	(0, 1.8)	(0, 0)	(0, 0)
chk1	out_1	mp2	(0, 0.9)	(0, 1.8)	(0.9, 0.9)	(0.9, 0.9)

Static Voltage Domain Device Check - LowV Driving HighV

Title	Node Name	Instance Name	Vd	Vg	Vs	Vb
chk1	in	mn1	(0, 1.8)	(0, 0.9)	(0, 0)	(0, 0)
chk1	in	mp1	(0, 1.8)	(0, 0.9)	(1.8, 1.8)	(1.8, 1.8)
chk1	out_2	mn3	(0, 1.8)	(0, 0.9)	(0, 0)	(0, 0)
chk1	out_2	mp3	(0, 1.8)	(0, 0.9)	(1.8, 1.8)	(1.8, 1.8)

Static Transmission Gate Check

Syntax


```
title static_tgate node=[n1 n2 ...] vnth=<value> vpth=<value> <inst=[inst1
  inst2...]> <xinst=[xinst1 xinst2...]> <subckt=[subckt1 subckt2....]>
  <xsubckt=[xsubckt1 xsubckt2....]> <depth=n> error_limit=<value>
```


Description

Reports transmission gates which may cause potential leakage currents between power supplies. Such gates can be characterized by their node connectivity, based on the following:

- Nodes which connect to gate and NMOS drain/source terminals, but not to PMOS drain/source terminals
- Nodes which connect to gate and PMOS drain/source terminals, but not to NMOS drain/source terminals

The results are written to a file with the extension `static.xml`, which can be viewed with a Web browser.



Arguments

node	Nodes to be checked. Default is <code>none</code> .
vnth	NMOS threshold voltage. This value is used to calculate the voltage drop across a NMOS channel during voltage propagation (the default value is 0.5 v).
vpth	PMOS threshold voltage. This value is used to calculate the voltage drop across a PMOS channel during voltage propagation (the default value is -0.4 v).
inst	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code>

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

xinst	Subcircuit instances that are excluded from the circuit check. Default is none.
subckt	Instances of the specified subcircuit to which the circuit checks are applied. Default is subckt=*.
xsubckt	Instances of the specified subcircuit which are excluded from the circuit checks. Default is none.
depth	Hierarchy level (from top level) to be checked. depth=3 reports errors on top level plus 3 sublevels. Default is 8.
error_limit	Maximum number of errors to be reported. Default is 10000.

Example

```
tgate1 static_tgate node=["*"]
```

The above command will report all nodes connecting to transmission gates that may cause design problems like leakage currents. The following is an example of the report that is displayed in the Web browser:

Static Transfer Gate Check Violations

static_tgate: tgate1

- tgate1 static_tgate node=["*"]
- Violation Count: 2

Title	Node Name
tgate1	in2
tgate1	in4

Static Always Conducting NMOS/PMOS Check (NMOS, PMOS)

Syntax

```
title static_nmosvgs model=[m1 m2 ...] vnth=<value> vpth=<value> vt=<value>  
  <inst=[inst1 inst2...]> <xinst=[xinst1 xinst2...]> <subckt=[subckt1  
  subckt2....]> <xsubckt=[xsubckt1 xsubckt2....]> pwl_time=<value> <depth=n>  
  error_limit=<value>
```

```
title static_pmosvgs model=[m1 m2 ...] vnth=<value> vpth=<value> vt=<value>  
  <inst=[inst1 inst2...]> <xinst=[xinst1 xinst2...]> <subckt=[subckt1  
  subckt2....]> <xsubckt=[xsubckt1 xsubckt2....]> pwl_time=<value> <depth=n>  
  error_limit=<value>
```


Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Description

Reports MOSFET devices potentially always conducting due to connectivity problems. The following conditions are checked, and an error is reported if they are fulfilled:

- NMOS: $\min(V_g) > \min(V_s/V_d) + \text{abs}(v_t)$
- PMOS: $\max(V_g) < \max(V_s/V_d) - \text{abs}(v_t)$

The results are written to a file with the extension `static.xml`, which can be viewed with a Web browser.



Arguments

model	MOSFET device model names to be checked. Default is <code>none</code> .
vnth	NMOS threshold voltage. This value is used to calculate the voltage drop across a NMOS channel during voltage propagation (the default value is 0.5 v).
vpth	PMOS threshold voltage. This value is used to calculate the voltage drop across a PMOS channel during voltage propagation (the default value is -0.4 v).
vt	MOSFET threshold voltage. Default is 0V.
inst	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code>
xinst	Subcircuit instances that are excluded from the circuit check. Default is <code>none</code> .
subckt	Instances of the specified subcircuit to which the circuit checks are applied. Default is <code>subckt=*</code> .
xsubckt	Instances of the specified subcircuit which are excluded from the circuit checks. Default is <code>none</code> .

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<code>pwl_time</code>	If specified, all pwl sources are considered constant sources with a value equal to the voltage of the pwl source at <code>pwl_time</code> . Default is infinity.
<code>depth</code>	Hierarchy level (from top level) to be checked. <code>depth=3</code> reports errors on top level plus 3 sublevels. Default is 8.
<code>error_limit</code>	Maximum number of errors to be reported. Default is 10000.

Example

```
mos1 static_nmosvgs model="nmos" vt=0.5
```

The above command will check all instances of the nmos device for a potential "always on" state. The NMOS `vt` is defined with 500mV.

The following is an example of the report that is displayed in the Web browser:

Static Always Conducting MOSFET Check Violations

static_nmosvgs: mos1

```
mos1 static_nmosvgs model=["nmos"] vt=0.5
```

Violation Count: 1

Static Always Conducting MOSFET Check - Violation

Title	Instance Name	Model Name	Sub Name	Vd	Vg	Vs	Vb
mos1	x2.mn2	nmos	inv	(0, 0)	(1.8, 1.8)	(0, 0)	(0, 0)

Static MOSFET Voltage Check

Syntax

```
title static_mosv model=[m1 m2 ...] cond=<expression> vnth=<value> vpth=<value>  
  <inst=[inst1 inst2...]> <xinst=[xinst1 xinst2...]> <subckt=[subckt1  
  subckt2....]> <xsubckt=[xsubckt1 xsubckt2....]> pwl_time=<value> <depth=n>  
  error_limit=<value>
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide


Description

Reports MOSFET devices fulfilling the conditional expression on device voltages and device size (w , l).

Supported MOSFET variables are: $v(g,s)$, $v(g,d)$, $v(g,b)$, $v(d,s)$, $v(d,b)$, $v(s,b)$, $v(g)$, $v(d)$, $v(s)$, $v(b)$, l , and w .

Supported operators are: $+$, $-$, $*$, $/$, $==$, $!=$, $<$, $<=$, $>$, $>=$, $||$, $\&\&$, and $!$.

The results are written to a file with the extension `static.xml`, which can be viewed with a Web browser.



Arguments

<code>model</code>	MOSFET device model names to be checked.
<code>cond</code>	Condition to be checked
<code>vnth</code>	NMOS threshold voltage. This value is used to calculate the voltage drop across a NMOS channel during voltage propagation (the default value is 0.5 v).
<code>vpth</code>	PMOS threshold voltage. This value is used to calculate the voltage drop across a PMOS channel during voltage propagation (the default value is -0.4 v).
<code>inst</code>	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code>
<code>xinst</code>	Subcircuit instances that are excluded from the circuit check. Default is <code>none</code> .

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<code>subckt</code>	Instances of the specified subcircuit to which the circuit checks are applied. Default is <code>subckt=*</code> .
<code>xsubckt</code>	Instances of the specified subcircuit which are excluded from the circuit checks. Default is <code>none</code> .
<code>pwl_time</code>	If specified, all pwl sources are considered constant sources with a value equal to the voltage of the pwl source at <code>pwl_time</code> . Default is infinity.
<code>depth</code>	Hierarchy level (from top level) to be checked. <code>depth=3</code> reports errors on top level plus 3 sublevels. Default is 8.
<code>error_limit</code>	Maximum number of errors to be reported. Default is 10000.

Example

```
mos1 static_mosv model="nmos" cond="v(g,s)>1.9"
```

The above command will report the instances of `nmos` that fulfill the condition `v(g,s)>1.9`.

The following is an example of the report that is displayed in the Web browser:

Static MOSFET Voltage Check Violations

static_mosv: mos1

```
mos1 static_mosv model=["nmos"] cond="v(g,s)>1.9"
```

Violation Count: 2

Static MOSFET Voltage Check - Violation

Title	Instance Name	Model Name	Sub Name	Vd	Vg	Vs	Vb
mos1	x1.mn2	nmos	invhi	(0, 3.3)	(0, 3.3)	(0, 0)	(0, 0)
mos1	x2.mn2	nmos	inv	(0, 1.8)	(0, 3.3)	(0, 0)	(0, 0)

Static Resistor Voltage Check

Syntax

```
title static_resv cond=<expression> <inst=[inst1 inst2...]> vnth=<value>
    vpth=<value> <xinst=[xinst1 xinst2...]> <subckt=[subckt1 subckt2....]>
    <xsubckt=[xsubckt1 xsubckt2....]> pwl_time=<value> <depth=n>
    error_limit=<value>
```


Description

Reports resistor elements fulfilling the conditional expression on device voltages.

Supported resistor variables are: $v(1,2)$, $v(1)$, and $v(2)$.

Supported operators are: +, -, *, /, ==, !=, <, <=, >, >=, ||, &&, and !.

The results are written to a file with the extension `static.xml`, which can be viewed with a Web browser.



Arguments

<code>cond</code>	Condition to be checked
<code>vnth</code>	NMOS threshold voltage. This value is used to calculate the voltage drop across a NMOS channel during voltage propagation (the default value is 0.5 v).
<code>vpth</code>	PMOS threshold voltage. This value is used to calculate the voltage drop across a PMOS channel during voltage propagation (the default value is -0.4 v).

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<code>inst</code>	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code>
<code>xinst</code>	Subcircuit instances that are excluded from the circuit check. Default is <code>none</code> .
<code>subckt</code>	Instances of the specified subcircuit to which the circuit checks are applied. Default is <code>subckt=*</code> .
<code>xsubckt</code>	Instances of the specified subcircuit which are excluded from the circuit checks. Default is <code>none</code> .
<code>pwl_time</code>	If specified, all pwl sources are considered constant sources with a value equal to the voltage of the pwl source at <code>pwl_time</code> . Default is infinity.
<code>depth</code>	Hierarchy level (from top level) to be checked. <code>depth=3</code> reports errors on top level plus 3 sublevels. Default is 8.
<code>error_limit</code>	Maximum number of errors to be reported. Default is 10000.

Example

```
resv1 static_resv cond="v(1,2)>0"
```

The above command will report the resistor elements that fulfill the condition $v(1,2) > 0$.

The following is an example of the report that is displayed in the Web browser:

Static Resistor Voltage Check Violations

static_resv: resv1

```
resv1 static_resv cond="v(1,2)>0"
```

Violation Count: 1

Static Resistor Voltage Check - Violation

Title	Instance Name	Model Name	Sub Name	V1	V2
resv1	r1	resistor	-	(0, 3.3)	(0, 3.3)

Static Capacitor Voltage Check

Syntax

```
title static_capv cond=<expression> <inst=[inst1 inst2...]> vnth=<value>
    vpth=<value> <xinst=[xinst1 xinst2...]> <subckt=[subckt1 subckt2....]>
    <xsubckt=[xsubckt1 xsubckt2....]> pwl_time=<value> <depth=n>
    error_limit=<value>
```


Description

Reports capacitor elements fulfilling the conditional expression on device voltages.

Supported capacitor variables are: $v(1,2)$, $v(1)$, and $v(2)$.

Supported operators are: +, -, *, /, ==, !=, <, <=, >, >=, ||, &&, and !.

The results are written to a file with the extension `static.xml`, which can be viewed with a Web browser.



Arguments

<code>cond</code>	Condition to be checked
<code>vnth</code>	NMOS threshold voltage. This value is used to calculate the voltage drop across a NMOS channel during voltage propagation (the default value is 0.5 v).
<code>vpth</code>	PMOS threshold voltage. This value is used to calculate the voltage drop across a PMOS channel during voltage propagation (the default value is -0.4 v).

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

inst	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code> .
xinst	Subcircuit instances that are excluded from the circuit check. Default is <code>none</code> .
subckt	Instances of the specified subcircuit to which the circuit checks are applied. Default is <code>subckt=*</code> .
xsubckt	Instances of the specified subcircuit which are excluded from the circuit checks. Default is <code>none</code> .
pwl_time	If specified, all pwl sources are considered constant sources with a value equal to the voltage of the pwl source at <code>pwl_time</code> . Default is infinity.
depth	Hierarchy level (from top level) to be checked. <code>depth=3</code> reports errors on top level plus 3 sublevels. Default is 8.
error_limit	Maximum number of errors to be reported. Default is 10000.

Example

```
capv1 static_capv cond="v(1,2)>0"
```

The above command will report the capacitor elements that fulfill the condition $v(1,2) > 0$. The following is an example of the report that is displayed in the Web browser:

Static Capacitor Voltage Check Violations

static_capv: capv1

```
capv1 static_capv cond="v(1,2)>0"
```

Violation Count: 1

Static Capacitor Voltage Check - Violation

Title	Instance Name	Model Name	Sub Name	V1	V2
capv1	c1	capacitor	-	(0, 3.3)	(0, 3.3)

Static Diode Voltage Check

Syntax

```
title static_diodev model=[m1 m2 ...] cond=<expression> vnth=<value> vpth=<value>
  <inst=[inst1 inst2...]> <xinst=[xinst1 xinst2...]> <subckt=[subckt1
  subckt2....]> <xsubckt=[xsubckt1 xsubckt2....]> pwl_time=<value> <depth=n>
  error_limit=<value>
```


Description

Reports diode elements fulfilling the conditional expression on device voltages.

Supported diode variables are: $v(a,c)$, $v(a)$, and $v(c)$.

Supported operators are: +, -, *, /, ==, !=, <, <=, >, >=, ||, &&, and !.

The results are written to a file with the extension `static.xml`, which can be viewed with a Web browser.



Arguments

<code>model</code>	Diode device model names to be checked.
<code>cond</code>	Condition to be checked (default is <code>none</code>).
<code>vnth</code>	NMOS threshold voltage. This value is used to calculate the voltage drop across a NMOS channel during voltage propagation (the default value is 0.5 v).

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<code>vpth</code>	PMOS threshold voltage. This value is used to calculate the voltage drop across a PMOS channel during voltage propagation (the default value is -0.4 v).
<code>inst</code>	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code>
<code>xinst</code>	Subcircuit instances that are excluded from the circuit check. Default is <code>none</code> .
<code>subckt</code>	Instances of the specified subcircuit to which the circuit checks are applied. Default is <code>subckt=*</code> .
<code>xsubckt</code>	Instances of the specified subcircuit which are excluded from the circuit checks. Default is <code>none</code> .
<code>pwl_time</code>	If specified, all pwl sources are considered constant sources with a value equal to the voltage of the pwl source at <code>pwl_time</code> . Default is infinity.
<code>depth</code>	Hierarchy level (from top level) to be checked. <code>depth=3</code> reports errors on top level and three sublevels. Default is 8.
<code>error_limit</code>	Maximum number of errors to be reported. Default is 10000.

Example

```
dv1 static_diodev model=["diode1"] cond="v(a,c)>0"
```

The above command will report the instances of `diode1` that fulfill the condition $v(a, c) > 0$. The following is an example of the report that is displayed in the Web browser:

Static Diode Voltage Check Violations

static_diodev: dv1

```
dv1 static_diodev model=["diode1"] cond="v(a,c)>=0"
```

Violation Count: 2

Static Diode Voltage Check - Violation

Title	Instance Name	Model Name	Sub Name	Va	Vc
dv1	x1.d1	diode1	inv_esd	(0.00 , 0.00)	(-5.00 , 5.00)
dv1	x1.d2	diode1	inv_esd	(-5.00 , 5.00)	(3.30 , 3.30)

Static Resistor Check

Syntax

```
title static_resistor type=[range|distr|print] rmin=<value> rmax=<value>
      error_limit=<value>
```

Description

Reports all resistors within or outside the range `rmin` and `rmax`. Moreover, it also generates a distribution list of all resistors in the circuit.

If the parameter type is set to `range`, then all resistors outside the range of `rmin` and `rmax` will be reported.

If the parameter type is set to `print`, then all resistors between `rmin` and `rmax` will be reported. The resistor names can be sorted by clicking the *Device name* header.

If the parameter type is set to `distr` then a distribution report will be generated for all resistors. There are 12 bins that are:

-Inf - 0, 0 - 1m, 1m - 10m, 10m - 0.1, 0.1 - 1, 1 - 10, 10 - 100, 100 - 1k, 1k - 10k, 10k - 100k, 100k - 1Meg, and 1Meg - Inf

However, if two or more consecutive bins are empty then they will merge into one bin, reducing the number of bins. The parameters `rmin`, `rmax` and `error_limit` are ignored when the parameter type is set to `distr`.

The results are written to a file with the extension `static.xml`, which can be viewed with a Web browser.

Arguments

<code>type=range distr print</code>	Type of report requested.
<code>rmin</code>	Lower bound of resistor value to be reported. Default is -1000G Ohm.
<code>rmax</code>	Upper bound of resistor value to be reported. Default is 1000G Ohm.
<code>error_limit</code>	Maximum number of errors to be reported when <code>type=print</code> or <code>type=range</code> . Default is 10000.

Example

```
chk1 static_resistor type=distr
```

The simulator generates a resistor value distribution report, as shown below.

Static Resistor Check Violations

static_resistor: chk1

```
chk1 static_resistor type=distr
```

Violation Count: 12

Static Resistor Check - Resistor Value Distribution

Title	Range	Count
chk1	(-Inf, 0)	0
chk1	[0, 1 m)	1
chk1	[1 m, 10 m)	1
chk1	[10 m, 100 m)	1
chk1	[100 m, 1)	1
chk1	[1 , 10)	1
chk1	[10 , 100)	1
chk1	[100 , 1 K)	1
chk1	[1 K, 10 K)	1
chk1	[10 K, 100 K)	1
chk1	[100 K, 1 M)	1
chk1	[1 M, Inf)	2

Static Capacitor Check

Syntax

```
title static_capacitor type=[range|distr|print] cmin=<value> cmax=<value>  
error_limit=<value>
```

Description

Reports all capacitors within or outside the range `cmin` and `cmax`. Moreover, it also generates a distribution list of all capacitors in the circuit.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

If the parameter type is set to `range`, then all capacitors outside the range of `cmin` and `cmax` will be reported.

If the parameter type is set to `print`, then all capacitors between `cmin` and `cmax` will be reported. The capacitor names can be sorted by clicking the *Device name* header.

If the parameter type is set to `distr`, then a distribution report will be generated for all capacitors. There are 9 bins that are:

`-Inf - 0, 0 - 10a, 10a - 100a, 100a - 1f, 1f - 10f, 10f - 100f, 100f - 1p, 1p - 10p, 10p - Inf`

However, if two or more consecutive bins are empty then they will merge into one bin, reducing the number of bins. The parameters `cmin`, `cmax`, and `error_limit` are ignored when the parameter type is set to `distr`.

The results are written to a file with the extension `static.xml`, which can be viewed with a Web browser.

Arguments

<code>type=range distr</code> <code> print</code>	Type of report requested.
<code>cmin</code>	Lower bound of capacitor value to be reported. Default is <code>-1F</code> .
<code>cmax</code>	Upper bound of capacitor value to be reported. Default is <code>1F</code> .
<code>error_limit</code>	Maximum number of errors to be reported when <code>type=print</code> or <code>type=range</code> . Default is <code>10000</code> .

Example

```
chk1 static_capacitor type=distr
```

The simulator reports a capacitor distribution based on their value, as shown below.

Static Capacitor Check Violations

static_capacitor: chk1

chk1 static_capacitor type=distr

Violation Count: 9

Static Capacitor Check - Capacitor Value Distribution

Title	Range	Count
chk1	(-Inf, 0)	0
chk1	[0, 10 a)	1
chk1	[10 a, 100 a)	1
chk1	[100 a, 1 f)	1
chk1	[1 f, 10 f)	1
chk1	[10 f, 100 f)	1
chk1	[100 f, 1 p)	1
chk1	[1 p, 10 p)	1
chk1	[10 p, Inf)	5

Static ERC Check

Syntax

```
title static_erc hotwell=[off|on] dangle=[off|all|no_top]
floatgate=[off|all|no_top|no_moscap|no_top_moscap] floatbulk=[off|all|no_top
<inst=[inst1 inst2...]> vnth=<value> vpth=<value> vlth=<value> vhth=<value>
<xinst=[xinst1 xinst2...]> <subckt=[subckt1 subckt2...]> <xsubckt=[xsubckt1
xsubckt2...]> rmax=<value> error_limit=<value> pwl_time=<value> <depth=n>
<gatetopower=on|off>
```

Description

Enables you to detect the following electrical design rule violations without running the simulation:

- MOSFET with bulk not hard-wired to power supply.
- Unconnected MOSFET gate.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- Unconnected MOSFET bulk.
- Dangling node.

The results are written to a file with the extension `static.xml`, which can be viewed with a Web browser.

Arguments

<code>hotwell</code>	Report MOSFET with bulk not connected to VDD or GND.
<code>dangle</code>	Report dangling nodes. If set to <code>off</code> (default), dangling nodes are not checked. If set to <code>all</code> , all nodes are checked. If set to <code>no_top</code> , the top-level nodes are excluded from the check.
<code>floatgate</code>	Report unconnected MOSFET gates. If set to <code>off</code> (default), no nodes are checked. If set to <code>all</code> , all nodes are checked. If set to <code>no_top</code> , top-level nodes are excluded from the check. If set to <code>no_moscap</code> , MOSCAP gates are excluded from the check. If set to <code>no_top_moscap</code> , all top-level nodes and the MOSCAP gates are excluded from the check.
<code>floatbulk</code>	Report unconnected MOSFET bulk. If set to <code>off</code> (default), nodes are not checked. If set to <code>all</code> , all nodes are checked. If set to <code>no_top</code> , the top-level nodes are excluded from the check.
<code>vnth</code>	NMOS threshold voltage. This value is used to calculate the voltage drop across a NMOS channel during voltage propagation (the default value is 0.5 v).
<code>vpth</code>	PMOS threshold voltage. This value is used to calculate the voltage drop across a PMOS channel during voltage propagation (the default value is -0.4 v).
<code>vlth</code>	Voltage below <code>vlth</code> is considered GND. Applicable only with <code>hotwell</code> and <code>gate2power</code> . Default is 0.2V.
<code>vhth</code>	Voltage above <code>vhth</code> is considered VDD. Applicable only with <code>hotwell</code> and <code>gate2power</code> . Default value is 0.8V.
<code>inst</code>	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code>
<code>xinst</code>	Subcircuit instances that are excluded from the circuit check. Default is <code>none</code> .

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

subckt	Instances of the specified subcircuit to which the circuit checks are applied. Default is <code>subckt=*</code> .
xsubckt	Instances of the specified subcircuit which are excluded from the circuit checks. Default is <code>none</code> .
rmax	The maximum resistance value where a node is still considered connected to voltage source node. Default is 100M.
error_limit	Maximum number of errors to be reported per check. Default is 10000.
pwl_time	If specified, all pwl sources are considered constant sources with a value equal to the voltage of the pwl source at <code>pwl_time</code> . Default is infinity.
depth	Hierarchy level (from top level) to be checked. <code>depth=3</code> reports errors on top level plus 3 sublevels. Default is 8.
gate2power	Report PMOS with gate connected to ground and NMOS with gate connected to VDD. Default is <code>off</code> .

Example

```
chk1 static_erc floatgate=all
```

The above command reports all MOSFETs with a floating gate.

The following is an example of the report that is displayed in the Web browser:

Static ERC Check Violations

static_erc: chk1

```
chk1 static_erc floatgate=all
```

Violation Count: 2

Static ERC Check - Floating Gate Violations

Title	Instance Name
chk1	MP1
chk1	Q1.MP1

Static RC Delay Check

Syntax

```
title static_rcdelay node=[n1 n2 ...] maxnrise=<value> minnrise=<value>
    maxnfall=<value> minnfall=<value> maxtrise=<value> mintrise=<value>
    maxtfall=<value> mintfall=<value> <inst=[inst1 inst2...]> <xinst=[xinst1
    xinst2...]> <subckt=[subckt1 subckt2...]> <xsubckt=[xsubckt1 xsubckt2...]>
    <depth=n> fanoutmargin=[lower_margin higher_margin] cmin=<value>
    <detailed_path=[yes|no]>
```

Description

Reports nodes with excessive rise or fall times. Rise and fall times are based on estimation.

The `static_rcdelay` check analyzes only the fanout nodes. It does not check nodes that connect to MOSDIODEs or MOSCAPs. The check reports either the top worst case rise/fall times (`maxnrise`, `maxnfall`) or nodes with rise/fall times above the user-defined thresholds (`maxtrise`, `maxtfall`). In addition, the check reports the driving MOSFETs and the receiving MOSFET (gate connected to the analyzed node) for each node.

For postlayout netlist, the check supports only the backannotation (stitching) flow.

The results are reported into a file with the extension `static.xml`, which can be read with a Web browser.

Arguments

<code>node</code>	Nodes to which the check is applied. Default is all (<code>node=*</code>).
<code>maxnrise</code>	Report the top number nodes with highest rise time. Default is none.
<code>minnrise</code>	Report the top number nodes with lowest rise time. Default is none.
<code>maxnfall</code>	Report the top number nodes with highest fall time. Default is none.
<code>minnfall</code>	Report the top number nodes with lowest fall time. Default is none.
<code>maxtrise</code>	Report only those node names with rise time higher than the specified value. Default is infinity.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

<code>mintrise</code>	Report only those node names with rise time lower than the specified value. Default is none.
<code>maxtfall</code>	Report only those node names with fall time higher than the specified value. Default is infinity.
<code>mintfall</code>	Report only those node names with fall time lower than the specified value. Default is none.
<code>inst</code>	Subcircuit instances to which the circuit check is applied. Default is <code>inst=*</code>
<code>xinst</code>	Subcircuit instances that are excluded from the circuit check. Default is <code>none</code> .
<code>subckt</code>	Instances of the specified subcircuit to which the circuit checks are applied. Default is <code>subckt=*</code> .
<code>xsubckt</code>	Instances of the specified subcircuit which are excluded from the circuit checks. Default is <code>none</code> .
<code>depth</code>	Hierarchy level (starting from top, instance, or subcircuit scope) to be checked. Default is 8.
<code>fanoutmargin</code>	Relative fanout level (in ratio of VDD voltage) for which rise and fall time is measured. The range of values is <code>[0.01 0.99]</code> . Lower margin should be less than the higher margin.
<code>cmin</code>	Node capacitance threshold. Only nodes with total capacitance higher than the specified value are reported. Default is <code>1e-14</code> .
<code>detailed_path</code>	Report all possible (yes) or worst case (no) rise/fall time per node. Possible values are <code>yes</code> and <code>no</code> .

Example

```
chk static_rcdelay node=[*] maxnrise=10 cmin=1e-14 detailed_path=no
```

The above command will estimate the RC delay for all nodes. It will report four tables, one table for each parameter. It will report the maximum (highest) two rise delays.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The following is an example of the report that is displayed in the Web browser:

static_rcdelay: chk

- chk static_rcdelay node=[""] maxnrise=10 cmin=1e-14 detailed_path=no
- Violation Count: 4

Static RC Delay Check - Max Rise-time Delays

Title	Node Name	Delay(s)	Receiver	Node Cap(F)
chk	E	1.217681e-09	x_d2.mp2	2.029682e-13

Drivers datas: size=2

Driver
x_r1.mp2
x_r1.mp1

Static Subcircuit Port Voltage Check

Syntax

```
title static_subcktport cond=<expression> vnth=<value> vpth=<value> subckt=<value>  
    pw1_time=<value> error_limit=<value>
```

Description

Reports instances of the user-specified `subckt` fulfilling the conditional expression on port voltages. Only one subcircuit is allowed per statement.

Voltages of a port can be referenced by the port name of a subcircuit. For example, consider the subcircuit definition `.subckt INV port_A port_B`. Here, supported port names are: `v(port_A)`, `v(port_B)` and `v(port_A,port_B)`.

Supported operators are: `+`, `-`, `*`, `/`, `==`, `!=`, `<`, `<=`, `>`, `>=`, `|`, `&&`, and `!`.

All design instances of the subcircuit, specified using `subckt` are checked.

The results are written to the `static.xml` file, which can be viewed in a Web browser.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Arguments

cond	Conditional expression to be fulfilled. Default is none.
vnth	NMOS threshold voltage. This value is used to calculate the voltage drop across an NMOS channel during voltage propagation (default value is $0.5 \text{ } v$).
vpth	PMOS threshold voltage. This value is used to calculate the voltage drop across a PMOS channel during voltage propagation (default value is $-0.4 \text{ } v$).
pwl_time	If specified, all pwl sources are considered constant sources with a value equal to the voltage of the pwl source at <code>pwl_time</code> . Default is infinity.
error_limit	Maximum number of errors reported. Default is 10000.
subckt	Instances of the specified subcircuit to which the check is applied. Wildcard is not supported. Default is none.

Example

```
sp1 static_subcktport subckt="decand3_pre" cond="v(Z)>1.7"
```

The above command will report all instances satisfying the condition $v(Z) > 1.7$. The following is an example of the report that is displayed in the Web browser:

static_subcktport: sp1

- `sp1 static_subcktport subckt="decand3_pre" cond="v(Z)>1.7"`
- Violation Count: 16

Static Subckt Port Check - Violation

Title	Inst Name	Key Sub-expressions	Operands Value
sp1	XTOP.XPRE1.XI2	$(v(Z) > 1.7)$	$v(Z) = (0, 1.8)$
sp1	XTOP.XPRE1.XI7	$(v(Z) > 1.7)$	$v(Z) = (0, 1.8)$

Workshop

A workshop or rapid adoption kit (RAK) is available that demonstrates the static and dynamic checks in MMSIM. This RAK/workshop can be accessed from the following locations:

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- Cadence support website <http://support.cadence.com>

Go to *Support Home > Resources > Rapid Adoption Kits > Virtuoso Custom IC and Sign-off Flow > Static and Dynamic Checks*

- MMSIM installation

Go to `<MMSIM_install_dir>/tools.lnx86/spectre/examples/SpectreCircuitChecks`

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Postlayout Simulation

This chapter consists of the following topics:

- [Parasitic Reduction](#) on page 474
- [EMIR Analysis](#) on page 474
- [Parasitic Backannotation of DSPF/SPEF/DPF Files](#) on page 520

Parasitic Reduction

For postlayout designs with RC parasitics, parasitic reduction is available to further speed up circuit simulation, in addition to the simulation performance obtained from the APS technology.

To turn on parasitic reduction technology, use the following command-line option:

```
% spectre +aps +parasitics ...
```

An important input to the parasitic reduction technology is the relevant frequency of interest. The parasitic reduction algorithm tries to preserve circuit accuracy up to this frequency. The default frequency of interest is 1GHz, which can be manually set using the following command:

```
% spectre +aps +parasitics=value ...
```

A value of 10 means 10 GHz. A value of rf is an alias of 30 GHz.

The `preserve_inst` option can be used to preserve instances from any component reduction and parasitic reduction, as shown in example below:

```
simulationOptions options preserve_inst=[inst1, inst2, ...]
```

where `inst1` and `inst2` can be the instances of any device or subcircuit; they will not be reduced by APS, or parasitic reduction technology.

Starting with the MMSIM 15.1 release, a new command-line option `+postlayout` has been introduced that enables you to perform parasitic reduction with more tunable and higher compression levels. The `+postlayout` command-line option also enables other algorithms that optimize performance of the DC solution phase and matrix solver specifically for large postlayout circuits, enabling transient and DC analyses with these circuits to be performed faster. The `+postlayout` option is intended as an alternative to `+parasitics` for these analyses, therefore, you must select only one of the two options for simulation.

The `+postlayout` option can be specified at the command line as follows:

```
% spectre +aps +postlayout ...
```

Note: The `+parasitics` and `+postlayout` command-line options are available only in Spectre® APS.

EMIR Analysis

MMSIM provides high performance and capacity dynamic and static EMIR analysis capability. Spectre® APS, and Spectre® XPS support dynamic power net EMIR analysis, and signal net EM analysis, and also static power net EMIR analysis. The EMIR flow is integrated into

Virtuoso ADE, and the results can be post-processed with *Voltus™-FI Custom Power Integrity Solution* (Voltus-Fi).

This section discusses the following:

- [Spectre APS/XPS EMIR Flow Overview](#) on page 475
- [EMIR Flow Setup](#) on page 478
- [EMIR Results](#) on page 496
- [SPF Checker](#) on page 497
- [Port Order Handling](#) on page 498
- [Comparing the Direct And Iterated Method EMIR Results](#) on page 501
- [SPEF Netlist Support](#) on page 504
- [Power Gate Support](#) on page 504
- [Signal Net IR Drop Analysis](#) on page 505
- [Design Resistor EM Current Analysis](#) on page 506
- [Blackbox Handling](#) on page 507
- [Creating Power Macro Models](#) on page 507
- [What-If EMIR Analysis](#) on page 512
- [Temperature Handling](#) on page 515
- [Static EMIR Analysis](#) on page 515
- [Static Power Grid Solver](#) on page 516
- [Other Features](#) on page 518


Spectre APS/XPS EMIR Flow Overview

In an EMIR flow, a circuit is evaluated together with the parasitic resistor and capacitor network, which models the IR drop or the EM effect. There are two general approaches of solving such a problem:

- **Direct EMIR analysis** - When high accuracy is needed, a brute-force simulation of the entire system (circuit plus parasitic resistances and capacitances) can be performed to accurately calculate the EMIR of any net. This approach is often referred to as the "one-

step" method, where the EMIR simulation performance and capacity is subject to the limitation of the circuit simulator being used.

- **Iterated EMIR analysis** - In order to conduct EMIR simulation on circuits with much larger power and signal nets within a much shorter time, an alternative is to decouple the nonlinear circuit simulation from the linear RC net analysis. You can iterate the linear RC net analysis by modifying the layout, however, the nonlinear circuit simulation is performed only once. This approach is often referred to as the "two-step" method. The decoupling of the linear RC nets from the nonlinear circuit is not mathematically equivalent to the original design and certain inaccuracy is introduced; however, you receive the benefit of simulation performance and capacity.



For high accuracy EMIR analysis of small design blocks, or designs with smaller numbers of RC nets, the direct EMIR analysis method is recommended, where Spectre APS and Spectre XPS SPICE mode is fully supported. Spectre XPS does not support the direct EMIR analysis.

To gain higher performance and higher capacity on medium-to-large designs, the iterated EMIR analysis method is recommended. It is recommended to use Spectre XPS for these large scale simulations because it is able to take the full advantage of FastSPICE technology. Spectre APS and Spectre XPS SPICE mode also support the iterated EMIR analysis.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The following table lists the simulation engines and the type of EMIR analysis supported by them (S indicates that the EMIR method is supported by the solver):

	EMIR Analysis	
	Direct Method	Iterated Method
MMSIM Solver		
Spectre		
Spectre APS (+aps)	S	S
Spectre XPS SPICE (+xps=s)		S
Spectre MS (+ms)		S
Spectre XPS SRAM (+xps +cktpreset=sram sram_pwr)		S
Spectre XPS Flash (+xps +cktpreset=flash)		S


The Spectre APS/XPS EMIR flow requires a complete testbench that contains the DSPF files (with the parasitic and instance sections describing the circuit to be analyzed) and stimuli, device models, and so on. The EMIR analysis can be applied to a transient or DC analysis.

Use the `+emir` option on the Spectre command line to enable EMIR analysis during circuit simulation. The details of EMIR analysis, such as type of analyses, nets to be analyzed, and output to be created are specified using an EMIR configuration file.

Using either direct EMIR analysis or iterated EMIR analysis, the circuit simulation is performed first with various voltages and currents being calculated. Next, a standalone tool, `emirutil` is called to post-process the simulation results and generate the IR and EM reports. By default, the post-processing step is invoked automatically.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The output of the EMIR analysis is an EMIR text/html report, which lists the EM and/or IR information of all the nets requested. In addition, *Voltus-Fi* can be used to visualize the IR drop and EM current violations in the layout in VLE.



Note that while the new EMIR flow uses the DSPF representation of the designs, it is not dependent on the postlayout parasitic backannotation capability. The flow also covers designs with power gates and package models.

EMIR Flow Setup

To activate the EMIR analysis, perform the following steps:

1. Create a complete simulation testbench with the DSPF files containing the postlayout data of the design, including fingered devices and net parasitics. Use the `dspf_include` statement to read the DSPF content, as shown below.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
dspf_include "sram.spf"           (Spectre syntax)
.dspf_include "sram.spf"         (SPICE syntax)
```

Note: Though `include/.include` statements are also supported, it is recommended to use `dspf_include/.dspf_include` statements, which automatically handles duplicated subcircuit definitions and port order differences. See [Port Order Handling](#) on page 498 for more information.

Large DSPF files that are split into multiple files, for example, `sram.dspf`, `sram.dspf.1`, `sram.dspf.2`, and so on are supported if the subsequent DSPF file is included in the previous file with an `include` statement. For example, `sram.dspf.1` is included in `sram.dspf` using `.include sram.dspf.1` statement.

It is recommended to use the [SPF Checker](#) utility to analyze the DSPF file before using the file in the MMSIM EMIR flow.

2. Define the EMIR configuration using the EMIR control file, and include the control file with the `+emir` statement on the Spectre command line, as shown below.

```
% spectre +aps +emir=emir.conf input.scs           (APS solver)
% spectre +xps +emir=emir.conf input.scs           (XPS solver)
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The following table summarizes the supported EMIR control file options:

Keyword	Option Set	Explanation	Default Value
net	<code>name=[instance1.net1 instance1.net2....]</code> or <code>name=[net1 net2...]</code> <code>inst=[inst1]</code>	<p>Defines the nets for which the analysis is performed.</p> <p><code>instance</code> defines the instance of the subcircuit containing the net. <code>net</code> defines the net name inside the subcircuit instance as it is defined in the DSPF <code>* NET</code> definition. If the DSPF file is included at the top level, the instance name is not required. Wildcarding is supported for net names but not instance names.</p>	none
	<code>analysis=[imax iavg iavgpos iavgneg iavgabs irms vmax vavg]</code>	<p>peakEM, avgEM, avgEM for <code>i>0</code>, avgEM for <code>i<0</code>, avgabsEM, rmsEM, peakIR, avgIR.</p> <p>Note: If Voltus-Fi acpeak analysis is required, then <code>imax</code> and <code>irms</code> analyses need to be enabled in MMSIM EMIR.</p>	iavg, vmax
	<code>pwrgate=[powernet1 powernet2...]</code>	<p>Enables power gate handling. You need to specify the power supply net driving the power gate and the internal power supply net driven by the powergate. If one power supply net drives multiple power gates, then you need to specify one statement with all internal power supply nets.</p>	none

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

	<code>analysis=[sigvmax sigvavg] reftype=[avg max min] [findsrc=yes][refnode= name]</code>	<p><code>sigvmax</code> - max signal net IR drop.</p> <p><code>sigvavg</code> - avg signal net IR drop.</p> <p><code>avg</code> - reference voltage for IR drop is the average voltage of all sub nodes at every time point.</p> <p><code>max</code> - reference voltage for IR drop is the maximum voltage of all sub nodes at every time point.</p> <p><code>min</code> - reference voltage for IR drop is the minimum voltage of all subnodes at every time point.</p> <p><code>findsrc=yes</code> - Use voltage from subnode which is connected to <code>vsource</code>. The feature automatically traces through the design or source resistors.</p> <p><code>refnode</code> - Use the reference voltage from the specified reference node.</p>	none
	<code>analysis=[ipwc] pwc_threshold=1e-6</code>	<p>Enables pulse-wise EM current calculation for violation visualization. The <code>pwc_threshold</code> option defines the current threshold for finding the start of the pulse. Any value below <code>pwc_threshold</code> is considered as zero. The <code>emirutil_dump_pwc_info=1</code> option generates an ASCII report in the <code><name>.rpt.pwc</code> file for debugging purpose only.</p>	none
	<code>vref=value</code>	<p>Defines the optional voltage reference value for <code>vmax</code> and <code>vavg</code> analyses.</p>	none

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

	<code>include=file</code>	File name with a list of net names.	none
	<code>exclude=[netname1 netname2...]</code>	Exclusion of nets when <code>name=[*]</code> is used.	none
solver	<code>method=[auto direct iterated profonly iteronly itereco]</code>	<p><code>auto</code> - direct for Spectre APS, iterated for Spectre XPS (default)</p> <p><code>direct</code> - forced direct method, not available for Spectre XPS</p> <p><code>iterated</code> - forced iterated approach, available for Spectre APS and Spectre XPS</p> <p><code>profonly</code> - iterated flow - circuit profile generation</p> <p><code>iteronly</code> - iterated flow - RC network iteration</p> <p><code>itereco</code> - iterated flow - RC network iteration with What-If changes defined in the ECO file</p>	auto
	<code>speed=[1 2 3 4 5 6]</code>	<p>Defines the speed/accuracy trade-off for PN and SN RC network solver.</p> <p>1 - highest accuracy, lowest speed</p> <p>5 - lowest accuracy, highest speed</p> <p>6 - fixed timestep with 2000 steps</p>	5

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

	<code>rcr=[only selected asis]</code>	<p>Defines EMIR RC reduction for the first stage of the iterated method.</p> <p><code>only</code> - use the Conly database.</p> <p><code>selected</code> - use the selected RC reduction, if enabled.</p> <p><code>asis</code> - use the parser/solver RC reduction, if enabled.</p> <p>EMIR RC reduction is performed during parsing. Solver RC reduction (if enabled), is performed additionally.</p>	<code>only</code>
	<code>rcnet=[name1 name2...]</code>	<p>This option is applicable only when <code>rcr</code> is set to <code>selected</code>. All the specified nets use RC reduction while all other nets are Conly. This option cannot be used with the <code>cnet</code> or <code>rcrscope</code> option.</p>	<code>none</code>
	<code>cnet=[name1 name2...]</code>	<p>This option is applicable only when <code>rcr</code> is set to <code>selected</code>. All the specified nets use Conly while all other nets use RC reduction. This option cannot be used with the <code>rcnet</code> or <code>rcrscope</code> option.</p>	<code>none</code>
	<code>rcrscope=value</code>	<p>This option is applicable only when <code>rcr</code> is set to <code>selected</code>. All nets with a value less than that or resistor use RC reduction while all nets with a value more than the resistors use Conly. This option cannot be used with the <code>rcnet</code> or <code>cnet</code> option.</p>	<code>none</code>
	<code>tstep=value</code>	<p>Change the solver to a fixed timestep specified by <i>value</i>. The unit is in seconds.</p>	<code>none</code>

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

	<code>min_tstep=value</code>	Minimum time step for adaptive time sweep. The unit is in seconds	none
	<code>maxiters=value</code>	Defines the maximum iteration number in the transient stage of RC solver. Value 0 can be used for performance optimization.	100
	<code>ignore_tap[name1 name2...]</code>	The specified tap devices are considered to carry no current. It applies only to the second stage of the iterated method, and to static analysis. It is not supported in direct method. Wildcards are supported	none
	<code>concurrent_ratio=value</code>	Defines the concurrent tap device handling. The <code>value</code> should be greater than or equal to 0 but less than or equal to 1. 1 - concurrent 0 - not concurrent	1
	<code>inputwf=file_name</code>	Specifies the waveform file that contains the results from circuit simulation when <code>method=iteronly</code> is used.	none
static	<code>ifile=<i>filename</i></code>	Enables static EMIR analysis. The filename defines the subcircuit instance port currents. Static EMIR analysis cannot be combined with dynamic EMIR analysis.	none

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

emirutil	<code>techfile="emDataFile"</code> <code>layermapfile="mapfile"</code>	<p>Specifies the EM rule file in the emdatafile, qrctechfile, or ictfile format. Case-insensitive layer names are supported allowing easier match between the DSPF and emData file.</p> <p>The EM rule file can be predefined in the configuration file using the <code>EMTECHFILE</code> environment variable or in the <code>.cdsinit</code> file as follows:</p> <pre>envSetVal("spectre.envOpts" "emTechFile" string <path to the file>)</pre> <p>The rule file defined in the configuration file has higher priority followed by the rule file specified in <code>.cdsinit</code>.</p> <p>Alternatively, you can use the <code>emdatafile="emDataFile"</code> option to specify the techfile in the emdata format, <code>qrctechfile="qrcTechFile"</code> to specify the QRC tech files, and <code>ictfile="ictfile"</code> to specify the file in ICT format.</p> <p>The EM rule file in emdatafile format can be predefined using the <code>EMDATAFILE</code> environment variable, or <code>emRuleFile</code> in <code>cdsenv</code>. The EM rule file defined in <code>cdsenv</code> has higher priority.</p> <p><code>layermapfile</code> defines the mapping between DSPF and the layout database. It is applicable only for qrctechfile and ictfile.</p>	none
-----------------	---	--	------

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

	autorun=[true false]	<p>true - run emirutil automatically to generate a text report.</p> <p>false - manually run emirutil.</p>	true
	report=[text layout html]	<p>Defines the type of report created by emirutil.</p> <p>text - produces only text report.</p> <p>layout - produces only layout violation map.</p> <p>html - creates the report in html format.</p> <p>Note: Multiple entries are supported.</p>	text
	notation=[s e]	<p>Notation for the text and html reports.</p> <p>e - engineering scale number (for example, 5.02m)</p> <p>s - scientific notation (for example, 5.02e-3)</p>	e
	sort_by_net=yes no	<p>Report IR and EM results per net, or all nets.</p> <p>yes - report EMIR results per net.</p> <p>no - combine EMIR results of all nets into one report.</p>	yes
	filter_ir_percentage=value	<p>Defines the percentage of nodes being reported starting from the biggest IR drop.</p> <p>filter_ir_percentage=5 reports the top 5% IR drop nodes in the violation map and text report.</p>	no filter

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

	<code>filter_ir_threshold=value</code>	Defines the IR voltage drop threshold for the node being reported. <code>filter_ir_threshold=0.01</code> reports all nodes with IR drop above 0.01V.	no filter
	<code>filter_em_threshold</code>	The EM current for resistor is written only to the EM current text report if its RJ value(<code>current_density/</code> <code>current_density_limit</code>) is greater than the value specified.	none
	<code>warning_limit=[value</code> <code>warning_type1</code> <code>warning_type2...</code>]	Defines the maximum number of warnings per EMIR warning message.	50
	<code>geounit=value</code>	Defines the scaling of all DSPF geometry parameters (W, L, X, Y). It applies only to the * NET section, and not to the instance section.	1um
	<code>geounit_XY</code>	Defines the scaling of DSPF geometry parameters X and Y. It applies only to the * NET section, and not to the instance section. Note: If the <code>geounit_XY</code> and <code>geounit</code> options are specified together, the <code>geounit_XY</code> option takes precedence over the <code>geounit</code> option.	1um

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

	geounit_WL	<p>Defines the scaling of DSPF geometry parameters W and L. It applies only to the * NET section, and not to the instance section.</p> <p>Note: If the geounit_WL and geounit options are specified together, the geounit_WL option takes precedence over the geounit option.</p>	lum
	auto_detect_geounit true false	emirutil generates an error message if the X, Y coordinates are outside the range of [-10cm 10cm] and the W, L values are outside the range of [1nm, 1mm]. If you intentionally want to keep the out-of-range values, set auto_detect_geounit to false to continue the simulation.	true
	via_count=["useR" "useArea"]	<p>Defines the method used for calculating the via count.</p> <p>useR - calculation based on via resistance (emdatafile_via_resistance/ dspf_via_resistance).</p> <p>useArea - calculation based on via area (dspf_via_area/ emdatafile_via_area).</p>	userR
	idirn=[true false]	Prints the current direction in the EM report (<i>Current Direction</i> column). For metal resistors, the current direction is printed. That is, W means that the current is flowing from east to west. For via resistors, the direction from/to layer is printed.	false

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

	<code>ir_in_em [true false]</code>	Reports the IR drop for each metal resistor/via in the EM current report (<i>Max_ir</i> column).	false
	<code>color_level=number</code>	Defines the number of colors displayed in the violation map. Default value is 10.	10
	<code>iusercalc="file procedure"</code>	Enables custom current calculation. The file contains the SKILL procedure, which in turn contains the current calculation.	none
	<code>blech_path_report="file"</code>	Enables the printing of the blech length path for each metal layer that belongs to the net specified in the <i>file</i> .	none
	<code>recovery_factor</code>	Defines the recovery factor for iavg calculation with recovery factor. If specified, then $iavg = \max(iavg_{pos} , iavg_{neg}) - recovery_factor * \min(iavg_{pos} , iavg_{neg})$. If not specified, then $iavg = iavg_{pos} + iavg_{neg}$	
	<code>violation_map=failed all</code>	Defines the EM violation map to be created. failed - create map only for resistors with EM violation. all - create map for all resistors	failed
time	<code>window=[start1 stop1 start2 stop2 ...]</code> <code>output=power</code>	Time window to which the EMIR analysis is applied. It applies to all nets for which the analysis is defined. Multiple non-overlapping windows are supported. You can use different time windows for emirutl v/s Spectre simulation	[0 tend]

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

	window=[start1 stop1 start2 stop2 ...] net=[net1 net2....] output=none	Black out window. The specified time windows are blacked out from the global EMIR time window. It applies to EMIR analysis for the specified nets.	none
	window=[start1 stop1 start2 stop2 ...] exclude [t1 t2 t3 t4] net=[net1 net2....] output=power filename="file"	Creates average current report for static EMIR analysis. It reports the average port current for the specified nets for the active time window. The active time window is defined as <i>user-defined window</i> minus <i>exclude window</i> . The results are written to the specified file. Average A for two active windows (t1->t2, t3->t4) is calculated as: $A = (A1 + A2) / (t2 - t1 + t4 - t3)$	none
vprobe	net=[net1 net2....]	Enables voltage waveform printing of the selected nets (* NET in DSPF) for second stage iterated method. Waveforms can be printed only for nets for which IR drop or EM currents are analyzed. The waveform file is located in the *.emirtap-tran directory. Wildcards are supported. Note: Waveform printing for direct method and first-stage iterated method can be enabled by using the regular save/.probe statements.	none

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

	scope=[netonly taponly all]	The selected scope. netonly - save total pin current, and power gate current, if power gate exists. taponly - save all tap device currents. all - save pin currents, power gate currents, and all tap device currents.	netonly
	include=[pattern'	Defines names of the sub nodes and tap nodes to be included. Wildcards are supported.	*
	exclude=[pattern]	Defines names of the sub nodes and tap nodes to be excluded. Wildcards are supported.	none
	compression=[no all]	Enables waveform compression.	no
	compreltol=value	Defines the relative tolerance for waveform compression.	1.00E-03
	compvabstol=value	Defines the absolute voltage tolerance for waveform compression.	1.00E-04
iprobe	net=[net1 net2...]	Enables current waveform printing of the selected nets (* NET in DSPF) for second stage iterated method. Waveforms can be printed only for nets for which IR drop or EM currents are analyzed. The waveform file is located in the *.emirtap-tran directory. Wildcards are supported. Note: Waveform printing for direct method and first-stage iterated method can be enabled by using the regular save/.probe statements.	none

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

	<code>scope=[netonly taponly all]</code>	<p>The selected scope.</p> <p><code>netonly</code> - save total pin current, and power gate current, if power gate exists.</p> <p><code>taponly</code> - save all tap device currents.</p> <p><code>all</code> - save pin currents, power gate currents, and all tap device currents.</p>	<code>netonly</code>
	<code>include=[pattern'</code>	Defines names of the resistors to be included. Wildcards are supported.	<code>*</code>
	<code>exclude=[pattern]</code>	Defines names of the resistors to be excluded. Wildcards are supported.	<code>none</code>
	<code>compression=[no all]</code>	Enables waveform compression.	<code>no</code>
	<code>compreltol=value</code>	Defines the relative tolerance for waveform compression.	<code>1.00E-03</code>
	<code>compvabstol=value</code>	Defines the absolute current tolerance for waveform compression.	<code>1.00E-06</code>
spf	<code>aliasterm="alias library_terminal name"</code>	Alias used when DSPF instance terminal names do not match the cell terminal name in the libraries.	<code>none</code>
	<code>check=[on off]</code>	<p>Enable (on) or disable (off) automatic spfchecker run for creating <code>spfxtoprefix</code> and <code>spfaliasterm</code> configuration settings for the iterated method. Spfchecker can also be enabled by setting the <code>MMSIM_SPF_CHECK</code> as follows:</p> <pre>setenv MMSIM_SPF_CHECK 1</pre>	<code>off</code>

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

spgs	net=[net1 net2...] short_res_layer=layer1 layer2....]	Enables the power grid solver and defines the power nets to be analyzed. The optional argument <code>short_res_layer</code> specifies the DSPF layer that needs to be shorted.	none
	pwrgate=[powernet1 powernet2...]	Specifies the power gates that need to be analyzed.	none
	rshort=value	Specifies that the resistors with $R < rshort$ need to be shorted during static power grid analysis.	0
	tap2sub net=<net_name> include=[<tap_name>] exclude=[<tap_name>]	Converts tap to sub nodes.	none
	tap2pin net=<net_name> include=[<tap_name>] exclude=[<tap_name>]	Converts tap to pin.	none
	sub2tap net=<net_name> include=[<node_name>] exclude=[<node_name>]	Converts subnode to tap.	none
	sub2pin net=<net_name> include=[<node_name>] exclude=[<node_name>]	Converts subnode to pin.	none
	tap2sub net=<net_name> include=[<tap_name>] exclude=[<tap_name>]	Converts tap to subnode	none
	pin2sub net=<net_name> include=[<pin_name>] exclude=[<pin_name>]	Converts pin to subnode.	none
	pin2tap net=<net_name> include=[<pin_name>] exclude=[<pin_name>]	Converts pin to tap.	none
pwr_macro	subckt=name or inst=name	Creates power macro model for all instances of the specified subcircuit or for the specified subcircuit instance.	none

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

	<code>port=[name1 name2....]</code>	Specifies the subcircuit ports that are modeled. Wildcards are supported	*
	<code>type=[max avg avgabs ms]</code>	Specifies the type of current to be measured for defining the created port DC source value. Multiple entries are supported.	none
	<code>output=[subckt table]</code>	Specifies the output to be generated. subckt - generate the subcircuit macro model table - generate a table with current and capacitance information Multiple entries are supported.	subckt
	<code>outdir</code>	Defines the directory to which to which the macro models are written.	raw
	<code>outname</code>	Specifies the name for the created macro model files. The file extension is <i>.inst_name.subckt_name.type</i> .	netlist name
	<code>mode=0 1</code>	Specifies the type of macro model to be generated. mode=1 creates the macro model with what-if branches for resolving potential KCL problems. mode=0 creates the macro model with parallel resistor branch for addressing potential KCL violations.	1

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

eco	<code>file="eco_file_name"</code>	Enables What-If analysis and applies the changes defined in the <code>eco_file_name</code> . This option is supported when <code>method=iterated</code> or <code>method=itereco</code> .	<code>none</code>
------------	-----------------------------------	--	-------------------

Note: Every `net` statement only supports one `name` and one `analysis` definition. If different analyses are required, use multiple `net` statements.

The following example performs the EMIR analysis on the `X1` instance. EM and IR analyses are performed on `net VDD` and `VSS` to measure `vmax` and `iavg`. EM analysis is performed on all other nets to calculate the `irms` value. The current density limits for the EM report are read from file `./em_dir/40n_emfile.txt`. In this release, only one instance is allowed for EMIR analysis per Spectre run.

Example EMIR control file (emir.conf)

```
net name=[X1.VDD X1.VSS] analysis=[vmax iavg]
net name=[X1.*] analysis=[irms]
solver method=iterated
emirutil emdatafile="./em_dir/40n_emfile.txt"
```

The EMIR control file supports the Spectre line continuation character `+` and comment-line characters `*` and `//`.

The EMIR analysis is performed during transient analysis. If multiple transient statements are present, the EMIR analysis is applied to only the first transient analysis.

The EMIR analysis is run like a regular Spectre APS/XPS simulation with the additional `+emir` option:

```
% spectre +aps/+xps +emir=emir.conf input.scs          (Spectre format)
% spectre +aps/+xps +spice +emir=emir.conf input.sp     (SPICE format)
```

The EMIR control statement on the command line, and the options in the EMIR control file initiate the EMIR-related steps. The result are stored in an EM database with the extension `emir0_bin`.

The EMIR text results are automatically created by the `emirutil` utility. For creating the graphical output, the utility needs to be run manually. The utility reads the information from the database and the EM limit file, and creates the required outputs.

For manually creating only the textual output, you can use the following command:

```
% emirutil -db aps.emir0_bin -control emir.conf
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The IR report is written into a file with an `rpt_ir` extension, while the EM report is written into a file with an `rpt_em` extension.

For viewing the IR drop and the EM current violations in Voltus-Fi, refer to the Voltus-Fi documentation.

EMIR Results

The textual IR drop report (file extension: `rpt_ir`) lists the voltage drop per net (in the order of largest to smallest), and provides information about the time the maximum IR drop occurred, as well as the layer information and layer coordinates. An example section of an IR drop report is shown in the following figure:

```
VOLTAGE DROP RESULTS

BINARY FILE           = aps.emir0_bin
RESULTS FILE CREATED  = Mon May  7 23:07:51 2012
SIMULATOR            = aps
USER SUPPLIED VALUES:
  RESULTS TYPE        = TRANSIENT PEAK
  TRANSIENT START     = 0
  TRANSIENT STOP      = 4.2e-08
  NET NAME            = VDD VSS

----- "VSS" NET: Vref=0V-----
max
VOLTAGE-DROP          NETNAME          TIME          LAYER          X          Y
(V)                  (s)                (um)           (um)
2.405m                VSS:F4608          42.000n        NDIFF           17.028      22.518
2.361m                VSS:F4510          42.000n        NDIFF           19.832      24.695
2.358m                VSS:F3473          1.325n         NDIFF           16.268      25.770
2.297m                VSS:F3432          40.325n        NDIFF           15.652      25.770
```

The EM report (file extension: `rpt_em`) lists the pass/fail results for each resistor segment of a net, and provides information on the resistor name, layer, current, layer width, density (current divided by width), density limit, number of vias required, and the coordinates.

```
----- NET "AAAA" -----

resistor whose current density exceeds the limit.

resistor layer  current  width  pathLength density  limit  needed width/#vias  X1  Y1  X2
(A)            (um)   (um)   (A/um,A/via) (A/um,A/via) (um/#) (um) (um) (um)
r9             PC      167.395p 0.0370 2.381 4.524n 234.152u 0.00100 19.474 24.219 19.474
r14            V1      9.99e-17 0.0720 0.152 9.99e-17 120.000u 1(1) 19.475 24.321 19.475
r13            M2      6.97e-17 0.0800 0.152 8.72e-16 1.765m 0.0290 19.475 24.321 19.475
r12            M1      1.93e-17 0.0800 0.140 2.41e-16 1.999m 0.0260 19.475 24.162 19.475
```

Voltus-Fi can be used to graphically review the violations in the layout. Refer to the Voltus-Fi user manual for instructions on how to visualize the violations.

SPF Checker

DSPF files are created with parasitic extraction tools, such as QRC. However, the content and format of DSPF files is dependent on the extraction tool and runset. Often, simulation problems occur due to problems in the DSPF file.

The SPF Checker is a utility which analyses a DSPF file, reports problems which may cause simulation problems, and creates an EMIR configuration file with the recommended mapping statements for EMIR analysis. In addition, it creates a configuration file for the Spectre DSPF parasitic back annotation flow (SPF).

The SPF checker utility can be located at `<install_dir>/tools.<plat>/bin/spfchecker` and requires one MMSIM token or a Spectre license.

The SPF checker utility can be run as follows:

```
spfchecker SPF_FILE_NAME[-detail <value>] [-message <value>] [-log LOG_FILE_NAME]
-c EMIR_CONF_NAME] [-ckt=subckt_name] [+lorder licenseList] -force -help
```

Argument	Description
-dspf	If the input is in DSPF format (default).
-spef	If the input is in SPEF format.
-outdir <dir_name>	Set the output directory for the checker results. Default is .
-detail	Report detailed information (statistics) for NETs whose subnodes are larger than the value specified using -d. Default is 0.
-message	Set the maximum number of messages for each type of error. Default is 50.
-log	Set the checker log file name. If this argument is not specified, a file with the name <code>SPF_FILE_NAME.chklog</code> is created by default.
-c	Create the EMIR configuration file. If this argument is not specified, a file with the name <code>SPF_FILE_NAME.emir_conf</code> is created by default.
-opt name	Create a back annotation option file. If this argument is not specified, a file with the name <code>SPF_FILE_NAME.stitch_opt</code> is created by default.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Argument	Description
-ckt	Define the subcircuit scope. Default is the first subcircuit definition found.
+lorder	Specify the license checkout order. The default checkout order is <code>PRODUCT:MMSIM</code>
-fix name	Fix the common connection errors and create a new DSPF file.
-dump_cc name	Dump the cross coupling capacitors into the named file
-dump_lvl level	Set the level to dump the original coupling capacitors. Default is 0.
-force	Overwrite the previous SPF checker results.
-help	Display help related to the SPF Checker utility.

Note: For the iterated EMIR analysis, it is highly recommended to run the SPEF checker and include the configuration file created by the checker into the EMIR configuration file. This can be done by either copying the content or using the `include` statement in the EMIR configuration file, as shown below.

```
include spfchecker.emir_conf
```

Port Order Handling

When setting up the EMIR flow, you need to ensure that the subcircuit port order in the DSPF file matches the port order of the instance call in the top-level netlist. However, there may be cases where the port order between the top-level instance call and the DSPF subcircuit is different. For such cases, the following three solutions are available:

1. Manually change the port order of the instance call in the top-level netlist to match the port order in the DSPF subcircuit call.
2. When setting up the simulation in ADE, copy the port order from the DSPF file to the CDF `termOrder` of the related cell and switch the cell view of this cell to the DSPF file using the *Specify SPICE source File* option. The netlister uses the CDF `termOrder` and creates the same order in the instance call.
3. Reuse the instance call from the pre-layout schematic netlist, and read in the pre-layout schematic netlist to the DSPF file. In addition, use the `.dspf_include` option (instead of `.include`), which provides advanced functionality for port order mapping, as follows.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
.dspf_include file.spf port_order=[spf|sch] extra_port=[true|false]
bus_delim="busdelim_schematic [busdelim_parasitic]"
case_sensitive=[true|false]
```

If you use `.dspf_include`, the following rules apply:

- ❑ The subcircuit description is taken from the DSPF file even if the same subcircuit description is available in the schematic netlist.
- ❑ Depending on the `port_order` option, the port order of the subcircuit definition is taken from the pre-layout schematic netlist or from the DSPF file subcircuit definition, as shown below.
 - `port_order=sch` – (Default). The port order is taken from schematic subcircuit definition. The same port number and names are required. If the schematic subcircuit definition is not available, a warning is issued in the log file, and `spf` port order is used.
 - `port_order=spf` – The port order is taken from the DSPF subcircuit definition.
- ❑ By default, the extra ports in the DSPF or schematic subcircuit definition cause the simulation to stop. However, the `extra_port` option enables a special handling of extra subcircuit ports.
 - `extra_port=false` – (Default) The port number in the schematic and the DSPF file needs to be the same. If not, the simulation will stop.
 - `extra_port=true` – The extra ports in the DSPF subcircuit call are changed to internal nodes. In addition, the extra ports in the schematic subcircuit definition are connected to nodes with the same name in the DSPF netlist, otherwise, they will be floating. A report is issued in the log file containing information on the subcircuit ports that do not match and how to handle them.
- ❑ The `bus_delim` option enables you to map the bus delimiter between the schematic and DSPF/SPEF files. This option defines the bus delimiter in the schematic netlist, and optionally the bus delimiter in the DSPF file. By default, the bus delimiter of the DSPF file is automatically taken from the DSPF file header (that is, `*|BUSBIT []` or `*|BUS_DELIMITER []`). If the bus delimiter is not defined in the parasitic file header, you need specify it in the `dspf_include bus_delim` statement. If both are specified, then the parasitic file bus delimiter is taken from the `dspf_include bus_delim` option.
 - `bus_delim="<>"` – `A<1>` is mapped to `A_1` in the DSPF file, if the bus delimiter in the DSPF file is `_`.
 - `bus_delim="@ []"` – `A@1` is mapped to `A[1]` in the DSPF file.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- ❑ By default, the DSPF file is considered case insensitive (`case_sensitive=false`). You can set the `case_sensitive` option to `true` to make the DSPF file case sensitive.
- ❑ If the same subcircuit is defined multiple times in one or multiple DSPF files, then the simulation will stop. You can use the `duplicate_subckt=warn|ignore` option to use the last definition.
- ❑ If the net contains multiple *I P split pins, the extra pins are shorted to the primary pin. In the following example, pin `VDD%1` and `VDD%2` are shorted to primary pin `VDD`:

```
* | NET VDD
* | P VDD
* | P VDD%1
* | P VDD%2
```

The following table lists the differences between `include` and `dspf_include`:

Scenario	<code>include/.include</code>	<code>dspf_include/.dspf_include</code>
Same subcircuit definition in the schematic netlist and DSPF file	Default: Error out Use <code>duplicate_subckt=warn ignore</code> to use the last definition Subcircuit content from the schematic or DSPF is taken depending on the order of the definition in the netlist	Subcircuit content from DSPF is taken independent of the order of the subcircuit definition in the netlist
Port order does not match between the instance call and the DSPF subcircuit definition	Port order needs to be manually adjusted	The <code>port_order</code> option can be used to automatically adjust the port order
Port number in DSPF does not match the port number in the schematic netlist instance call	Extra ports need to be removed manually	The <code>extra_port</code> option can be used to automatically handle extra ports.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Scenario	include/.include	dspf_include/.dspf_include
Multiple DSPF files are included with the same subcircuit definition	Default: Error out Use the <code>duplicate_subckt= warn ignore</code> to use the last subcircuit definition	Default: Error out Use the <code>duplicate_subckt= warn ignore</code> to use the last subcircuit definition
* NET contains multiple pins * NET VDD * P VDD * P VDD%1 * P VDD%2	Pins need to be shorted manually	Pins are automatically shorted. Pin VDD%1 and VDD%2 are automatically shorted to pin VDD.

Comparing the Direct And Iterated Method EMIR Results

You can use the `emirutil` utility to compare the accuracy of iterated EMIR results with the direct EMIR results.

For example, the following command will compare the IR drop results for the node `vdd` between the iterated and direct methods. All `vdd` tap points with more than 100mV and 1% of the maximum `vdd` IR drop will be reported. The results will be written to the file `test.erclog` in scientific notation.

```
emirutil -i iterated.rpt_ir -r direct.rpt_ir -o test -net "vdd"
        -ir_abstol 100e-6 -ir_reltol 0.01 -maxrpt all -notation s
```

Alternatively, a GNUPLOT graph can be generated, as shown below.

```
emirutil -i input.emirtap.rpt_em -r input.rpt_em -net VDD -g v-v -o out
```

This command creates a GNUPLOT command file (that is, `out_VDD_em_max.plt`), and a gnuplot database file (that is, `out_VDD_em_max.dat`). The plot can be shown in GNUPLOT using the following command.

```
gnuplot -persist default_VDD_ir_avg.plt
```

The following table describes the `emirutil` command-line options.

Command-line Option	Description
<code>-i input.emirtap.rpt_em</code>	Input file with EM or IR data (that is, the iterated method).

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Command-line Option	Description
<code>-r input.rpt_em</code>	Reference file with reference to EM or IR data (that is, the direct method).
<code>-g v-v rele-v abse-v</code>	Create gnuplot script and database for gnuplot visualization. v-v compares the input value with the reference value (default) rele-v compares the relative error or the input with the reference value abse-v - compares the absolute error of the input value with the reference value
<code>-gdesp title_addition</code>	Add additional information to the gnuplot graph title.
<code>-o EM_VSS</code>	Define the output file name (for example, EM_VSS.erclog).
<code>-print_shell</code>	If specified, also print the result in the command shell
<code>-net "VDD_AVTR"</code>	The nets to be analyzed. The default is "".
<code>-layer name</code>	Layers to be analyzed. Default is "".
<code>-ir_abstol value</code>	The absolute cut-off value for the IR drop values to be compared. The default is 1 mV.
<code>-em_abstol value</code>	The absolute cut-off value for the EM current values to be compared. The default is 50 uA.
<code>-spgs_abstol value</code>	The absolute cut-off value for effective resistors to be compared. The default value is 0.1 Ohm.
<code>-ir_reltol value</code>	The relative cut-off value for the IR drop values to be compared. The default is 33.3% of the maximum IR value per net.
<code>-em_reltol value</code>	The relative cut-off value for the EM current values to be compared. The default is 0% of the maximum EM value per net. Note: Only tap points/resistors with value above the cut-off value and the relative cut-off value are reported.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Command-line Option	Description
<code>-spgs_reltol value</code>	The relative cut-off value for effective resistors to be compared. Default is 0% of the max resistor value per net.
<code>-maxrpt number</code>	Report top numbers for abs and rels, per specified nets. The default is 5. For a detailed report containing all tap points/resistors use the option <code>-maxrpt all</code> .
<code>-notation s e</code>	<code>e</code> is the engineering scale number. The default is 5.02m. <code>s</code> is the scientific notation. For example, 5.02e-3.
<code>-c control.txt</code>	Read the command-line options from the file <code>control.txt</code> . Note: The same syntax is used in the control file except that the dash (-) is not used.
<code>-vref voltage irdrop</code>	Defines the reference for IR drop display. <code>voltage</code> - use node voltage as reference. This is the default. <code>irdrop</code> - use irdrop as reference.

All `emirutil` options can also be specified in a control file and included using the `-c` command-line option. The syntax in the control file does not require the dash.

The following is an example of specifying the `emirutil` options in a control file and using the control file with the `emirutil` command.

The following are the contents of the `control.txt` file:

```
reference="/home/user/emir/direct/top2.rpt_ir"
input="/home/user/emir/iterated/top2.rpt_ir"
output=test
net="vdd avtr"
ir_abstol=1e-8
ir_reltol=0.01
maxrpt=all
notation=s
print_shell
```

The control file can be used with `emirutil`, as shown below.

```
emirutil -c control.txt
```

Note: The `emirutil` can be used not only to compare the direct EMIR analysis results with iterated EMIR analysis results but also to compare the results of any two EMIR analyses.

SPEF Netlist Support


The EMIR flow also supports SPEF postlayout netlists. Unlike the DSPF flow, the SPEF approach requires a combination of a schematic netlist with the active devices and the SPEF netlist with the parasitic element information. Mismatches on the subcircuit instance names related to leading X's are automatically detected and resolved. Use the `spef_include` statement to include SPEF file in the schematic netlist, as shown below.

```
spef_include "example.spef" inst="I0"          (Spectre Syntax)
.spef_include "example.spef" inst="I0"        (SPICE Syntax)
```

The SPEF flow uses the same EMIR control file as in the DSPF flow. You also need to specify the control file on the Spectre command line with the `+emir=emir.config` statement.

Power Gate Support

Power networks may contain power gates which enable or disable the power supply in the circuit. These power gates split the power supply RC network into two parts. The RC network driving the power gate, and the RC network being driven by the power gate. The EMIR analysis can handle such power gates.



To invoke power gating handling, add the power gate setting in the EMIR control file (`emir.config`), as shown below.

```
net pwrgate=[vdd vdd_int] analysis=[vmax]
```


Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Both, the power supply net (`vdd`) driving the power gates, and the internal power supply net (`vdd_int`) driven by the power gates, need to be specified in the `net` statement in any order. Wildcards are supported for internal power supply nets, but not for power supply nets.

Next, the required analyses need to be defined, as shown above. If one power supply net drives multiple power gates, one statement with all power supply nets needs to be defined, as shown below.

```
net pwrgate=[vdd vdd_int1 vdd_int2] analysis=[vmax]
```

The IR drop report includes both the power supply net in the usual report file name, for example, `input.rpt_ir` and the internal power supply net is reported in a file, such as `input.rpt_pwg` or `input.emirtap.rpt_pwg` for direct and iterated methods respectively. As for the EM analyses, they are performed as usual, if specified.

Serial power gate structures are supported. For such gate structures, not only the top-level power supply net and the internal supply net, but also the net between the serial power gates needs to be specified.

In addition, an important parameter `Ton` is also be reported in the `.rpt_pwg` file. It reports the time taken to power-up the terminal of the internal power supply net to 95% of the power supply level (VDD).

Note: The parameter `Ton` can be infinity if the internal power supply level does not reach 95% of VDD.

Signal Net IR Drop Analysis

By default, IR drop analysis (`analysis=[vmax vavg]`) can be applied only to power nets, which are nets driven by DC or constant voltage sources. The advanced signal net IR drop analysis (`analysis=[sigvmax sigvavg]`) allows performing an IR drop analysis on signal nets, which are nets not connected to any DC or constant voltage source.

The signal net IR drop is reported as the difference between the reference voltage and the voltage of the sub node (`vref-vnode`). The reference voltage for calculating the IR drop value at each sub node and time point is defined as the average voltage of all sub nodes (`reftype=avg`), the maximum voltage of all sub nodes (`reftype=max`), or the voltage of a user-specified pin (`reftype=pin`).

Alternatively, for nodes driven by voltage sources and the voltage of the net driven by the voltage source can be used as reference (`findsrc=yes`).

The following is an example of the EMIR control file (`emir.config`):

```
net name=[X1.*] analysis=[sigvmax] reftype=[max] findsrc=yes
solver method=direct
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

In the above example, the signal net IR drop analysis is performed for all nets `X1.*`. The maximum IR drop for the sub nodes of each net is reported. For the IR drop analysis at each net (not driven by a `vsource`) and time point, the sub node with the highest voltage is picked as the reference voltage. For any net driven by a `vsource`, the voltage of the sub node driven by the `vsource` is used as reference.

When using `reftype=[max]` for a net with three sub nodes: `net1_1` (1V), `net1_2` (2V), and `net1_3` (3V), the detected reference voltage will be 3V, and the IR drop calculated will be 2V for `net1_1`, 1V for `net1_2`, and 0V for `net1_3`. When using `reftype=[avg]` the reference voltage will be 2V, and the IR drop calculated will be 1V for `net1_1`, 0V for `net1_2`, and -1V for `net1_3`.

In addition, if `net1_2` is driven by a `vsource` and `findsrc` has been specified as `yes`, the voltages of `net1_2`, at all time points, will be used as the reference voltages.

Design Resistor EM Current Analysis

By default, the EM current analysis is only performed on parasitic resistors defined in the RC section of the DSPF file. If required, EM analysis can be enabled for design resistors in the DSPF instance section, as shown below.

```
net design_res_models=[resistor] analysis=[iavg] (primitive resistor)
net design_res_models=[name=rhim] analysis=[iavg] (resistor subckt rhim)
```

This analysis can be applied to primitive resistor elements, or resistors defined with subcircuit definitions.

For the EM current analysis the parameters `$l`, `$w`, and `$lv1` are expected to be defined for primitive resistor calls, and `l` and `w` for subcircuit resistor calls in the DSPF instance section. If parameter names are defined differently in the DSPF file, the mapping can be performed in the configuration file statement, as shown below.

```
net design_res_models=[name=rhim_m l=lr w=wr] analysis=[iavg]
```

Layer information and units for `l` and `w` can be defined in the EMIR configuration file statement, as shown below.

```
net design_res_models=[name=rhim_m layer=mt1 unit=1] analysis=[iavg]
```


The design resistor related EM results are reported in the `design.rpt_em` file, as shown below.

```
----- NET "_CDNS_MMSIM_DESIGN_RESISTOR" -----
avg
%failed    resistor layer  current  width  pathLength density    limit  needed width/#vias  X1    Y1    X2    Y2
resistance
              (A)      (um)      (um)      (A/um)      (A/um)      (um/#)      (um)  (um)  (um)  (um)
(ohm
pass-95.39%  10.R3035  mt1    367.651u  7.25    61.600    50.701u    1.110m  0.33  47.070 -65.510 47.070 -65.510 884
```

If the layer name is not specified, but a resistor model name is defined, then the resistor model name is reported as the layer name.

Blackbox Handling

The EMIR flow supports the blackbox approach, which allows the exclusion of blocks from parasitic extraction and EMIR analysis. These blocks are represented in simulation with a pre-layout netlist, and have only an instance call and an empty subcircuit definition in the DSPF netlist.



Blackbox handling is enabled by specifying the subcircuit name after the `blackbox` keyword in the `dspf_include` statement, as shown below.

```
.dspf_include "top.spf" ... blackbox="black_box"
```

For the blackbox subcircuits, Spectre takes the port order from the DSPF subcircuit definition, and the content from the schematic (blackbox) subcircuit definition. This behavior is fixed. The `port_order` option of the `dspf_include` statement has no impact on the blackbox port order.

Note: You can specify multiple subcircuits. The `extra_port` option also applies to the blackbox subcircuit ports.

Creating Power Macro Models

Spectre supports the creation of power macro models that can be used in the MMSIM EMIR blackbox simulation flow. These macro models describe only the subcircuit port current

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

consumption and capacitive load. They are created in Spectre language and use the subcircuit definition. The macro model creation can be enabled either in a non-EMIR Spectre simulation, or in an MMSIM EMIR simulation. Both dc and tran analyses are supported.

To create macro models, use the `pwr_macro` statement, as follows:

```
pwr_macro subckt=top port=[vdd X<0>] type=[avg rms] outdir=macrodir mode=1
pwr_macro inst=i1 port=[*] type=[max] outname=macro output=[subckt table]
```

Where:

`subckt` - specifies that macro model is created for all instances of this subcircuit.

`inst` - specifies that the macro model is created for the specified subcircuit instance.

`port` - specifies the subcircuit ports that are modeled. Wildcards are supported.

`type` - specifies the type of current measurement for defining created port current DC source value. Supported values are `max`, `avg`, `avgabs`, and `rms`. Multiple entries are supported.

`output` - specifies the output to be created. If you specify `output =subckt`, then the subcircuit macro model is created. This is the default. If you specify `output=table`, then a port current/capacitance table is created.

`outdir` - specifies the output directory name (relative to simulation directory).

`outname` - specifies the macro model file name. The file has an extension `.inst_name.subckt_name.type`

`mode` - `mode=1` creates the macro model with what/if for separate pull and push currents.
`mode=0` creates the macro model with parallel resistors.

For creating a power macro model in a regular (non-EMIR) Spectre simulation, the `pwr_macro` statements need to be defined in a configuration file which is read with the Spectre `+pwr_macro` command-line option. This flow also works in the Spectre EMIR flow.

```
spectre +aps +pwr_macro=pwr_macro.conf input.ckt
```


Alternatively, you can create the macro model in a Spectre EMIR simulation. In this case, the `pwr_macro` statements need to be defined in the EMIR configuration file which is included with the `+emir` command-line option.

```
spectre +aps +emir=emir.conf input.ckt
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The following figure illustrates the macro modeling generation flow. Note that the figure shows only a simplified version of the model.

Spectre non-EMIR Simulation (OR)



The created macro table model is written to a file for which the extension consists of the instance name, the subcircuit name, and the type of analysis of the subcircuit block. If multiple analyses are specified, then multiple macro model files are created. For example, for a macro model for instance `I1` of subcircuit `adc_sample_hold`, based on average current, the extension `.I1.adc_sample_hold.avg` will be used.

Macro models are generated in a regular (non-EMIR) simulation, direct EMIR analysis, and also in the first and second stages (extra `emirtap` in extension) of iterated EMIR analysis.

The macro model created is slightly more complex than what is shown in the simplified figure above. Since the model is later used together with other macro models in a full chip simulation, there may be a problem that some of these models feed currents into the same net, and that the sum of the currents does not fulfill Kirchhoff's law. To resolve such problems, the `mode=1` macro model contains if/else sections that allow you to enable either driving or driven currents. The following example shows a `mode=1` macro model for a subcircuit for which `vdd` and `gnd` have been extracted:

```
// TITLE: Port Current Macro Model with Push and Pull Mode for subckt
adc_sample_hold
simulator lang=spectre
// BB_MACRO_TOP PARAMETER DEFINITION
// 0 ... consider push and pull currents, may cause potential KCL problems
// 1 ... consider pull currents only (positive port current value)
// 2 ... consider push currents only (negative port current value)
// R_BB_MACRO_TOP defines internal serial resistor
// parameters bb_macro_top=0 r_bb_macro_top=10
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
subckt adc_sample_hold outm outp SIDDQ VDD VSS \
    bias100 hold hold_test inm inm_test inp \
    inp_test sample sample_test
parameters bb_macro=bb_macro_top r_bb_macro=r_bb_macro_top
wrongValue paramtest errorif=(bb_macro != 0 && bb_macro != 1 && bb_macro != 2)
message="Unvalid bb_macro parameter value, valid values: 0, 1, 2"
// SIMULATION OF PULL AND PUSH PORT CURRENTS
if (bb_macro==0) {
    Rport0 (VDD VDD_int) resistor r=r_bb_macro
    Iport0 (VDD_int 0) isource dc=0.00153621
    Cport0 (VDD 0) capacitor c=8.39577e-12
    Rport1 (VSS VSS_int) resistor r=r_bb_macro
    Iport1 (VSS_int 0) isource dc=-0.00160214
    Cport1 (VSS 0) capacitor c=1.14779e-12

// SIMULATION OF PULL PORT CURRENTS ONLY
} elseif (bb_macro==1) {
    Rport0 (VDD VDD_int) resistor r=r_bb_macro
    Iport0 (VDD_int 0) isource dc=0.00153621
    Cport0 (VDD 0) capacitor c=8.39577e-12
    Rport1 (VSS VSS_int) resistor r=r_bb_macro
    Vport1 (VSS_int 0) vsource dc=0

// SIMULATION OF PUSH PORT CURRENTS ONLY
} elseif (bb_macro==2) {
    Rport0 (VDD VDD_int) resistor r=r_bb_macro
    Vport0 (VDD_int 0) vsource dc=0
    Rport1 (VSS VSS_int) resistor r=r_bb_macro
    Iport1 (VSS_int 0) isource dc=-0.00160214
    Cport1 (VSS 0) capacitor c=1.14779e-12
}
ends adc_sample_hold
```

You can specify the option `bb_macro_top` in your top-level netlist, and also specify which macro model mode to use. If `bb_macro_top` is set to 0, then all macro model port currents are activated. If `bb_macro_top` is set to 1, only pull currents are modeled. If `bb_macro_top` is set to 2, then only push currents are considered. In addition, the value of serial resistor `r_bb_macro_top` for current and voltage sources in the macro model needs to be defined at the top level.

The alternative `mode=0` macro model overcomes the potential KCL problem by adding a parallel resistor. The value of the parallel resistor, and the voltage are extracted from the

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

simulation during which the model is generated. The following example shows the `mode=0` macro model for the same subcircuit.

```
simulator lang=spectre
pwr_macro_opt options preserve_subckt=[adc_sample_hold]
subckt adc_sample_hold outm outp SIDDQ VDD VSS \
    bias100 hold hold_test inm inm_test inp \
    inp_test sample sample_test
parameters vavg_VDD=2.5 rmacro_VDD=32.8738
Iport0 (VDD 0) isource dc=0.0015325 - vavg_VDD/rmacro_VDD
Cport0 (VDD 0) capacitor c=8.39538e-12
Rport0 (VDD 0) resistor r=rmacro_VDD
parameters vavg_VSS=0 rmacro_VSS=216.051
Iport1 (VSS 0) isource dc=-0.00158744 - vavg_VSS/rmacro_VSS
Cport1 (VSS 0) capacitor c=1.14816e-12
Rport1 (VSS 0) resistor r=rmacro_VSS
ends adc_sample_hold
```

In addition to the macro models, you can also generate a table with port current and capacitance values. The values are written to a file with the extension `rpt_pwr_macro`.

```
-----INST: "I1" SUBCKT "adc_sample_hold"-----
Port  Imax(A)  Iavg(A)  Iavgabs(A)  Irms(A)  Cmax(F)  Cavg(F)  Cavgabs(F)  Crms(F)
VDD    0.00315119  0.00285237  0.00285237    0.00285231  8.55353e-12  8.54216e-12  8.542162e-12  8.54216e-12
VSS   -0.00364904 -0.00299747  0.00299747    0.00301076  1.38952e-12  1.38169e-12  1.38169e-12  1.38169e-12
...
```

If the above table exists from a previous simulation, and the table contains all ports of the extracted subcircuit, you can use the following script to create a power macro model using the information from the table:

```
tbl2macro test.rpt_pwr_macro -inst I2.I1 -type avg -outdir test_pwr_macro
tbl2macro test.rpt_pwr_macro -subckt bus_nand -type avg rms
```

The script is available in the MMSIM installation and can be used as follows:

```
tbl2macro <rpt_pwr_macro> [options]
```

`-h` - Print the help page

`-inst <inst_name>` - Name of the instance (OR)

`-subckt <subckt_name>` - Name of the subcircuit

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

`-out <out_dir>` - Name of the output directory name (default is .)

`-type <list>` -- List of max, avg, avgabs, and rms (default is all)


`-fmt <spice|spectre>` -- Output format (default is spectre)

`-mode <0|1>` - 0 means parallel resistor model, and 1 means what/if push-and-pull model (default is 1)

What-If EMIR Analysis

The What-If analysis enables you to analyze the impact of potential layout changes without the need for implementing these changes in the layout, and to re-extract the DSPF file. These changes are also called ECO changes.

The What-If flow is supported in the regular iterated EMIR flow, and in an incremental `itereco` EMIR flow which reuses the circuit simulation results from a previous iterated mode EMIR analysis.



The What-If changes are defined in an ECO file which is included in the EMIR configuration file. All ECO changes are relative to the original DSPF content. In one What-If simulation, all changes defined in the ECO file are applied together at once, and then analyzed together in the second stage of the EMIR analysis.

Multiple incremental ECO runs are supported. For each run, the changes defined in the ECO file are applied to the original DSPF content. Changes from previous ECO runs are not considered. In the incremental What-If analysis, only the nets with ECO changes are analyzed.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Other EMIR methods such as `direct` are not supported when performing What-If analysis.

All ECO changes for a specific What-If run are defined in one ECO file which is included in the EMIR configuration file. The following ECO commands are supported.

- `add_pin net=<net_name> name=[node1 node2 ...]`
- `add_pin net=<net_name> layer=[dspf_layer_name]`
- `delete_pin net=<net_name> name=[node1 node2 ...]`
- `add_cap net=<net_name> cap=[node1 cvalue1 node2 cvalue2 ...]`
- `add_res net=<net_name> node=<node1 node2> r=<rvalue> (optional: $L, $W, $A, $N,lv1)`
- `delete_res net=<net_name> name=<resistor1 resistor2 ...>`
- `scale_res net=<net_name> name=<resistor1 resistor2 ...> scale = <scalefactor>`

Here:

`net_name` is the name of the net as defined in DSPF `*|net` statement. Wildcard is not supported.

`node1 node2 ...` are the names of pin, sub, or tap nodes. Wildcard is not supported.

`cvalue1 cvalue2..` are the values of the capacitance to be added. You can use a negative value to reduce net capacitance.

`rvalue` is the value of the resistor to be added.

`resistor1 resistor2...` are the instance names of the resistors to be deleted or scaled.

`scalefactor` is the scaling factor.

`dspf_layer_name` specifies that the nodes of all resistors on the specified layer are changed to pins.

The following is an example of an `emir.co` file:

```
add_pin    net=[VDD] name=[VDD#9]
del_res    net=[bias1] name=[Rj3652]
scale_res  net=[VDD] name=[Rg1 Rg2 Rg3 Rg4] scale=0.5
delete_res net=[VDD] name=[Rg5]
add_res    net=[VDD] node=[VDD#80 VDD#81] r=10 $l=10.0 $w=0.25 $lv1=mt1
add_cap    net=[VDD] cap=[VDD#80 10e-15 VDD#81 5e-15]
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

When performing a regular iterated method EMIR analysis with What-If, the only change required in the EMIR configuration file is the reference to the ECO file, as shown below.

```
solver method=iterated
eco file="emir.eco"
```

The following statements need to be defined in the EMIR configuration file to enable an incremental What-If EMIR analysis.

```
solver method=itereco inputwf="./input.emirtap.pwl"
eco file="emir.eco"
```

In an incremental EMIR analysis, Spectre loads the following database files from the previous EMIR simulation: `<netlist>.emirtap.pdb`, `<netlist>.emirtap.cc`, `<netlist>.emirtap.pdb_2`, and `<netlist>.emirtap.pwl`. You need to ensure that these files are available in the same directory as the `<netlist>.emirtap.pwl` file that you define in the solver statement.

All ECO changes are summarized in the `ECO SUMMARY` section of the Spectre logfile. The What-If EMIR flow generates exactly the same text and binary database output as any other MMSIM EMIR simulation. The only difference is that the result file names of the incremental What-If analyzes use the filename of the ECO file as prefix. For example, if the ECO file name is `emir.eco`, then the EM current text report file will be named `emir.eco.input.rpt_em`.

The Spectre What-If EMIR flow also supports a pin location file for changing sub nodes to pins. This special flow is important when all sub nodes in a user-specified layout area should be changed to pins. The following statements can be used in the ECO file for defining the pin location files:

```
add_pin net=VDD loc_file=pinloc loc_threshold=0.1
add_pin net=VSS loc_file=pinloc_vss loc_threshold=0.1
```

The `net` statement defines the DSPF net to which the pin location file is applied to, while the `loc_threshold` (unit `um`, default value 0.1) defines the area in which all sub nodes are changed to pin. The area is defined with: $x - \Delta < x < x + \Delta$, $y - \Delta < y < y + \Delta$.

The pin location files define the x and y coordinates, the layer name, and whether the type is POWER or GROUND. Following is an example of the pin location file for power net VDD:

```
#<pad_name> <X_loc> <Y_loc> <metal name-DEF> <POWER or GROUND>
VDD:2 30.0 103.0 mt3 POWER
VDD:3 20.2150 94.2250 mt1 POWER
```

Following is an example of the pin location file for ground net VSS:

```
#<pad_name> <X_loc> <Y_loc> <metal name-DEF> <POWER or GROUND>
VSS:2 15.6000 27.9600 mt1 GROUND
```

Temperature Handling

The EMIR flow supports temperature-dependent EM rules. It reads the circuit temperature from the netlist statement, and applies it to the EM rules.

- `temperature` is a predefined keyword in the `emData` file. It may be used in equations to represent the circuit temperature.
- If `temperature` is defined in the `emData` file, and it does not match the temperature (`temp` value) in the netlist, an error message is generated.
- If `temperature` is not defined in the `emData` file, the tool uses the temperature defined in the netlist.

Static EMIR Analysis

The static EMIR analysis enables you to evaluate IR drop and EM currents based on the specified current consumptions for subcircuit instances without running a transient or DC simulation. The specified currents are distributed to the tap devices based on the width and length ratios of devices in the design. The IR drop and EM current analysis is performed based on the current at each tap device.

To enable static EMIR analysis, you need to use the `static ifile` option in the EMIR configuration file, as shown below.

```
net name=[I1.VDD I1.VSS] analysis=[vavg iavg]
static ifile="static_currents.txt"
```

For static EMIR analysis, `vmax` and `vavg` for IR drop and `imax`, `irms`, and `iavg` values for EM currents remain the same and only one can be selected in the statement.

The `static_currents.txt` file contains information on the subcircuit instance currents (in A) and lists the subcircuit name, the subcircuit port name, and the current flowing in the port. Currents can also be assigned to individual tap devices. In that case, these devices are excluded from the block-level based current assignment. The following is an example of the file:

```
I1 VDD 0.001
I1.I2 VDD 0.005
I1.I2/I3 VDD 0.00001
I1.I2.I3/I4 VDD 0.000005
I1 VSS -0.005
I1.MPM1@19 VDD 0 //exclude tap device from current assignment
I1.MPM3@15 VDD 0.0001 //define tap device current,exclude from current assignment
```

The accuracy of static EMIR analysis depends on the detailed current information provided in the `static_ifile`. Therefore, it is highly recommended to provide the current consumption for every subcircuit instance.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The results of static EMIR analysis are written to the same IR drop and EM current text reports, and into the same binary EM database as dynamic EMIR analysis.

Note: Only one of static or dynamic EMIR analysis can be performed at a time. In addition, when static EMIR analysis is run, all other Spectre analyses, such as `dc` and `tran` are ignored.

Static EMIR analysis can also be applied to designs with power gates. For this, you need to specify the `pwrgate` option, as follows:

```
net name=[I1.VDD] analysis=[vavg iavg]
static ifile="static_currents.txt"
net pwrgate=[I1.VDD I1.VDD_INT] analysis=[vavg iavg]
```

You need to specify the power gate current in the `static_currents.txt` file, as shown below.

```
I1 VDD 0.001
I1 VDD_INT 0.0005
```


The static EMIR current file (with the extension `static`) is automatically generated when running a dynamic EMIR analysis and using the `output=power` option in the time window statement.

Static Power Grid Solver

Static Power Grid Solver (SPGS) can be used to calculate all pin-to-tap resistances based on the description of a DSPF file and the options set in a EMIR configuration file. The resistances calculated by SPGS are electrically-equivalent resistances, and not the summation of resistors. The calculation assumes that all pins are connected together to form a global pin. After calculation, an ordered list of resistances between the global pin and all taps is generated.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The definition of pin, subnodes, and taps is defined in the DSPF file, as shown below:



```
*|NET vcc 0PF
*|P (vcc_1 B 0 -1.441 419.479
*|P (vcc B 0 2158.41 419.491
*I (xl107/mxP1:BULK xl107/mxP1 BULK B 0 2128.46 392.112)
*I (xsvdc/mxP3@3:SRC xsvdc/mxP3@3 SRC B 0 1837.78 431.24)
*I (xsvdc/mxP2:SRC xsvdc/mxP2 SRC B 0 1837.78 429.16)
*S (vcc:2 40.43 193.665)
.....
R35047 vcc_1 vcc_7 0.001 $l=0.004 $w=10 $lvl=195
R35058 vcc vcc_6 0.001 $l=0 $w=10 $lvl=195
```

The static EMIR analysis is enabled with the `spgs net=...` statement in the EMIR configuration file. The net statement defines the power nets to be analyzed.

```
spgs net=[i1.vcc i1.vss]
spgs pwrgate = [i1.vcc i1.outp]
spgs rshort=1e-12
spgs short_res_layer=mt1
```

If the power net contains a power gate, then the `pwrgate` option needs to be specified. You can optionally use the `rshort` option to short the resistors in the power net based on their resistor value. Optionally, all resistors of a user-specified DSPF layer name (for example, `mt1`) can be shorted with the `short_res_layer` option.

The SPGS flow requires the DSPF file to be included in the Spectre input file with the `dspf_include` statement, as shown below.

```
dspf_include "pll.spf"
```

The power nets need to be connected to the voltage sources, and the device models need to be defined for the devices in the instance section in the DSPF file. For running the SPGS feature, Spectre is run as in the regular EMIR flow, as follows.

```
spectre +aps input.scs +emir=spgs.conf
```

The SPGS report provides a list of the pin to tap node resistors ordered from highest to lowest.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Count	R	W/L	(x:y)	(x:y) in GDSII	name
#1	1920.2579	5.00	(1440:366)	(1440:366)	xI107/mxP1:BULK
#2	1577.1482	10.00	(1440:476)	(1440:476)	xsvdc/mxP3@3
#3	1353.6123	4.00	(1440:509)	(1440:509)	xsvdc/mxP2:SRC

It is recommended to run the SPGS feature separately and not together with any other EMIR analysis.

SPGS also supports the conversion between pin, tap node, and sub node. The following statements convert tap node MPM3@44:s of net I1.vdd to a pin, and sub node VDD:5 to a tap node.

```
spgs tap2pin net=[i1.vdd] include=[MPM3@44:s]
spgs sub2tap net=[i1.vdd] include=[VDD:5]
```

All conversion options are described in the EMIR configuration file option table.

SPGS can also be applied to signal nets. If the signal net contains a pin definition (* | P), then the effective resistance is calculated starting from the pin. If the signal net does not contain any pin definition, then the resistance calculation is started from the first tap device connection (* | I) for this net in the DSPF file. The conversion options also apply to signal nets.

Other Features

- Probing of parasitic element currents, and parasitic node voltages is supported.
- Negative resistors in the power and signal nets are properly handled without shorting or removing them.
- `alter` and `altergroup` statements are supported when using the direct method. Spectre APS performs an EMIR analysis for each `alter` or `altergroup` analysis. For each `alter` and `altergroup` statements, the EMIR analysis is invoked automatically and produces EMIR reports named `input_tran1.rpt_ir`, `input_tran2.rpt_ir` and so on.
- EMIR analysis is performed not only for transient but also for operating point and DC analysis. All measures (for example, avg, rms, and max) are analyzed the same way as in transient EMIR analysis. This is available for both, Spectre APS direct and Spectre APS iterated methods. However, in Spectre APS iterated EMIR method, multiple analysis statements in the netlist are not supported. It is not available for Spectre XPS.

- The EMIR flow supports temperature dependent resistor definitions (TC1, TC2) in the DSPF file

```
RRM14 a#1 a#12 0.516195 TC1=0.00265 TC2=-2.641e-07 ...
```

If TNOM is defined in the DSPF file header with the following statement

```
*|OPERATING_TEMPERATURE 27
```

then TNOM is taken from the DSPF file, and TEMP from the Spectre netlist.

```
R=RNOM*(1 + TC1*(TEMP-TNOM) + TC2*(TEMP-TNOM)*(TEMP-TNOM))
```

Otherwise, the effective resistance value is calculated using TNOM and TEMP from the Spectre netlist. The TNOM parameter defined in the DSPF file impacts only the effective DSPF resistor calculation. It does not affect any other Spectre temperature dependency.

Parasitic Backannotation of DSPF/SPEF/DPF Files

- [Postlayout Simulation Methodologies](#) on page 520
- [Parasitic File Loading Parameters](#) on page 521
- [Parsing Options Used in Backannotation](#) on page 523
- [Selective Backannotation Options](#) on page 527
- [Frequently Asked Question](#) on page 531

Postlayout Simulation Methodologies

In general, there are three postlayout simulation methodologies:

- Flat RC Netlist File


A flat netlist containing a large number of elements and devices. For example, the netlist from QRC extracted view, which is often used in ADE.
- Hierarchical RC Netlist File

A netlist file that contains a hierarchy of extracted subcircuits.
- Backannotation of Parasitic Files

DSPF/SPEF/DPF files containing parasitic information. This methodology combines the parasitic information with the pre-layout netlist through backannotation. It enables Spectre to automatically plug in the parasitic elements during simulation. Compared to the flat and hierarchical RC netlist methodologies, the backannotation methodology has the following benefits:

 - ❑ Ability to reuse the pre-layout simulation test-bench. There is no need to change the test-bench setup, save, Ocean measurements, and so on.
 - ❑ Perform What-if analysis using selective backannotation.

The following figure shows the backannotation flow:



This following sections provide a description of the options that can be used in the backannotation flow.

Note: Unlike traditional simulation options, wherein if the same option is specified multiple times, the last one takes precedence, most backannotation options, when specified multiple times, accumulate the assigned values.

Parasitic File Loading Parameters

- dpf
- spf
- spef

dpf

Syntax

```
name options dpf="scope filename"
```

Description

Specifies the DPF file that is to be backannotated and its scope. If you specify this option multiple times, all specified settings are considered.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Arguments

<i>scope</i>	Specifies a subcircuit or an instance. When a subcircuit is specified, the DPF file is backannotated with all the instances of that subcircuit. When an instance is specified, the DPF file is backannotated with the specified instance only. Wildcards are supported.
<i>filename</i>	Specifies the name of the DPF file. Multiple DPF files can be specified for backannotation by using the option multiple times. If you specify a DSPF file, only the instance section of the DSPF file is backannotated.

Example

```
opt1 options dpf="X1.XPLL PLL.dpf" dpf="X1.XMEM mem.dpf"
```

tells the simulator that the `PLL.dpf` file is to be backannotated into the `X1.XPLL` instance and `mem.dpf` file is to be backannotated into the `X1.XMEM` instance.

spf

Syntax

```
name options spf="scope filename"
```

Description

This option specifies the DSPF file that is to be backannotated and its scope. If you specify this option multiple times, all specified settings are considered.

Arguments

<i>scope</i>	Specifies a subcircuit or an instance. When a subcircuit is specified, the DSPF file is backannotated to all the instances of that subcircuit. When an instance is specified, the DSPF file is backannotated to the specified instance only. Wildcards are supported.
<i>filename</i>	Specifies the name of the DSPF file. Multiple DSPF files can be specified for backannotation by using the option multiple times.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Example

```
opt1 options spf="mem mem.dspf"
```

tells the simulator to stitch `mem.dspf` to subcircuit `mem`.

spf

Syntax

```
name options spf=" scope filename"
```

Description

Specifies the SPEF file that is to be backannotated and its scope. If you specify this option multiple times, all specified settings are considered.

Arguments

scope

Specifies the subcircuit or instance name. When a subcircuit is specified, the SPEF file is backannotated to all the instances of that subcircuit. When an instance is specified, the SPEF file is backannotated to the specified instance only.

filename

Specifies the name of the SPEF file. Multiple SPEF files can be specified for backannotation by using the option multiple times.

Example

```
opt1 options spf="adc a.spf"
```

tells the simulator to stitch `a.spf` to the subcircuit `adc`.

Parsing Options Used in Backannotation

- [spfswapterm](#)
- [spfxtorprefix](#)
- [spfaliasterm](#)
- [speftriplet](#)
- [spfrcr](#)

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- [spfrcrfmax](#)
- [spfinstancesection](#)
- [spfbusdelim](#)

spfswapterm

Syntax

```
name options spfswapterm="terminal1 terminal2 subcktname".
```

Specifies the terminals of a subcircuit macro-model that can be swapped. In general, this is needed when devices are modeled by subcircuits. If you specify this option multiple times, all specified settings are considered.

Example

```
opt1 options spfswapterm= "n1 n2 nch_mac"
```

tells the simulator that terminals `n1` and `n2` of subcircuit `nch_mac` can be swapped.

spfxtorprefix

Syntax

```
name options spfxtorprefix="substring [replacement_substring]"
```

Specifies the prefix for the device and net names in the DSPF/SPEF/DPF file. The device names in the pre-layout netlist and the DSPF/SPEF file often do not match, and this option can be used to match them. If you specify this option multiple times, all specified settings are considered.

Example

```
opt1 option spfxtorprefix="XM X"
```

Considering that `XX1/XM1` exists in the pre-layout netlist but the corresponding device name in the DSPF file is `XX1/XM1`, the above setting changes `XM` to `X` for successful backannotation.

spfaliasterm

Syntax

```
name options spfaliasterm="model|subckt prelayout_term1=spf_alias1  
    prelayout_term2=spf_alias2 ... prelayout_termN=spf_aliasN"
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Specifies an alias for the terminal names of devices. This option is useful when the terminal names of devices in DSPF/SPEF/DPF files are different from those in the simulation model library. The terminal names of devices can be different in technology nodes that use subcircuits to model devices. If you specify this option multiple times, all specified settings are considered.

Example

```
opt1 options spfaliasterm="nfet_mac n1=D n2=G n3=S n4=B"
```

tells the simulator that in subcircuit `nfet_mac`, terminal `n1` corresponds to terminal `D` in the DSPF file. Similarly, terminal `n1` corresponds to terminal `G`, terminal `n3` corresponds to terminal `S`, and terminal `n4` corresponds to terminal `B`.

speftriplet

Syntax

```
name options speftriplet=1|2|3
```

Specifies which value out of the triplet should be used for backannotation in the SPEF file. This option is effective only when the values in the SPEF file are represented as triplets (for example, `0.325:0.41:0.495`). The default value is 2, which means that the second value will be used.

Example

```
name options speftriplet=1
```

tells the simulator to choose the first value for backannotation from the triplet in the SPEF file.

spfrcr

Syntax

```
name options spfrcr = 0 | 1
```

Specifies whether RC reduction in parasitic backannotation be enabled. The default value is 1, which enables RC reduction. When `spfrcr` is set to 0, RC reduction is disabled. This options works independently of the `+parasitics` option.

Example

```
opt1 options spfrcr=0
```

tells the simulator to disable RC reduction during parasitic backannotation.

spfrcrfmax

Syntax

```
name opt  
ions spfrcrfmax = value
```

Defines the maximum frequency for RC reduction performed during parasitic backannotation. The unit is in GHz and the default value is 25GHz.

Example

```
opt1 options spfrcrfmax=10
```

The above statement sets the maximum frequency for parasitic backannotation RC reduction to 10GHz.

spinstancesection

Syntax

```
name options spinstancesection = 0 | 1
```

Controls the device parameter backannotation from the instance section of the DSPF file. If `spinstancesection` is turned off (0), the instance section is ignored in backannotation. Default is on (1).

Example

```
opt1 options spinstancesection=0
```

The above statement disables the backannotation of the DSPF instance section device parameters.

spbusdelim

Syntax

```
name options spbusdelim="schematic_busdelim [DSPF_busdelim]"
```

Allows to map the bus delimiter between schematic and DSPF, SPEF, and cap file. The option defines the bus delimiter in the schematic netlist, and optionally the bus delimiter in the DSPF file.

By default, the bus delimiter of the DSPF file is taken from the DSPF file header (that is, `*|BUSBIT []`, `*|BUS_BIT []`, or `*|BUS_DELIMITER []`).

If the bus delimiter is not defined in the parasitic file header, you need specify it by using

the `spfbusdelim` option in schematic netlist.

Example 1

```
spfbusdelim="<>"
```

A<1> is mapped to A_1 in the DSPF file, if the bus delimiter in the DSPF file is _.

Example 2

```
spfbusdelim="@ []"
```

A@1 is mapped to A[1] in the DSPF file.

Selective Backannotation Options

- spfcnet
- spfcnetfile
- spfrcnet
- spfrcnetfile
- spfnetcmin
- spfskipnet
- spfskipnetfile

spfcnet

Syntax

```
name options spfcnet=netname
```

Description

Stitches the total capacitance of the specified net. All other parasitic components such as parasitic resistors that are associated with this net are ignored. The complete hierarchical net names should be specified. If you specify this option multiple times, all specified settings are considered.

Backannotation attaches only one grounded capacitor with value computed by the total capacitance (defined in *NET statement in the DSPF file) subtracted by the total capacitance of all cross-coupling capacitors of this net. All terminals of cross-coupling capacitors which are connected to the subnodes of the specified net are reconnected to the node of the net, and their values are subtracted from the total capacitance.

Example

```
opt1 options spfcnet=X1.netA spfcnet=netB
```

tells the simulator to stitch only the total lumped capacitance to nets `X1.netA` and `netB`.

spfcnetfile

Syntax

```
name options spfcnetfile=filename
```

Description

Specifies a text file, which contains a list of C-only backannotated nets. The format of the text file requires you to specify one net per line. This option stitches the lumped capacitance to the nets specified in the text file, similar to the `spfcnet` option. Only one file name can be specified per option. If you specify this option multiple times, all specified values are considered.

Example

```
opt1 options spfcnetfile=nets.text
```

Considering that the file `nets.text` contains:

```
netA
netB
netC
```

tells the simulator to stitch lumped total capacitance to `netA`, `netB`, and `netC`.

spfrcnet

Syntax

```
name spfrcnet=netname
```

Description

Specifies the name of the net to be backannotated with parasitic resistors and capacitors. The other nets are backannotated with lumped total capacitances. Wildcards are supported and you can specify as many nets as needed. Full hierarchical net names are required.

Example

```
opt1 options spfrcnet=netA
```


tells the simulator to stitch `netA` with lumped total capacitance.

spfrcnetfile

Syntax

```
name options spfrcnetfile="filename"
```

Description

Specifies a text file, which contains a list of RC backannotated nets. The format of the text file requires you to specify one net per line. The net names specified in the file are backannotated with parasitic resistors and capacitors, similar to the `spfrcnet` option. The other nets are backannotated with lumped total capacitances. Only one file name can be specified per option.

Example

```
opt1 options spfrcnetfile=nets.text
```

`nets.text` file contains:

```
netA
netB
netC
```

tells the simulator to stitch resistance and capacitance to nets `netA`, `netB` and `netC`, and stitch only capacitance to all other nets.

spfnetcmin

Syntax

```
name options spfnetcmin=value
```

Description

Selects the nets for backannotation using the value of their total node capacitance. If a net's total node capacitance exceeds the `spfnetcmin` value, all the parasitics associated with the net are backannotated correctly; otherwise, only the total capacitance is added to the net node.

Example

```
opt1 options spfnetcmin=1.0e-16.
```

tells the simulator to stitch resistance and capacitance on the nets whose total capacitance is more than $1.0e-16$, and only capacitance for the nets whose total capacitance is less than $1.0e-16$.

spfskipnet

Syntax

```
name options spfskipnet=netname
```

Description

Specifies the nets that are to be skipped for backannotation, that is, none of the parasitic components of the nets are backannotated. Wildcards are supported. If you specify this option multiple times, all specified settings are considered.

Example

```
opt1 options spfskipnet=X1.nodeA
```

tells the simulator to skip backannotation of net `X1.nodeA`.

spfskipnetfile

Syntax

```
name spfskipnetfile=filename
```

Specifies a text file, which contains the list of nets to be skipped for backannotation. The format of the text file requires you to specify one net per line. Only one file name can be specified per option setting.

Example

```
opt1 options spfskipnetfile=nets.text
```

Considering `nets.text` file contains:

```
netA  
netB  
netC
```

tells the simulator to skip nets `netA`, `netB` and `netC` for backannotation.

Backannotation Message Control Option

spfmsglimit

Syntax

```
name options spfmsglimit='number STITCH-ID_1 STITCH-ID_2'
```

Sets the maximum number of messages (message limit) for a specified message category identifier (*STITCH-ID*) to be printed in the `.spfrpt` file. When a *STITCH-ID* is not specified, the software assigns the maximum message number limit to all message categories. If you do not specify a *number*, the software assigns the maximum limit of 50 (default) messages for each message category.

Examples

```
opt1 options spfmsglimit="10 STITCH-0010"
```

tells the simulator to print no more than 10 messages for the `STITCH-0010` message category. For the other message categories, the default maximum limit of 50 messages will apply.

```
opt1 options spfmsglimit="1000000"
```

```
opt2 options spfmsglimit="5 STITCH-0020"
```

tells the simulator to print no more than 1000000 messages for all message categories except `STITCH_0020` for which no more than 5 messages will be printed.

Frequently Asked Question

Why are the expanded ground capacitors more than the parsed ground capacitors?

During backannotation, certain cross-coupling capacitors are grounded and these capacitors are counted in the category of expanded ground capacitors. During backannotation, cross-coupling capacitors are grounded if:

- several cross-coupling capacitors attached to net A have no corresponding nets for their second terminal. In this case, all cross-coupling capacitors are lumped to ground as one grounded capacitor. Therefore, expanded grounded capacitors are more than those parsed.
- net A is erroneous. In this case, all parsed capacitors are discarded and one grounded total capacitor is expanded.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- a net is backannotated with C-only. In this case, no capacitors are parsed but one total grounded capacitor is expanded.

Encryption

Encryption allows you to protect your proprietary parameters, subcircuits, models, and netlists, and release your libraries to your customers without revealing sensitive information. Your customers can run simulations in the Virtuoso® Spectre® circuit simulator with the encrypted netlists – the Spectre circuit simulator does not print any data inside the encrypted blocks. Messages about the encrypted portions of your circuit are suppressed.

You can encrypt netlists that are in the Spectre and Berkeley SPICE formats.

You cannot use encryption if you are using the Spectre Compiled-Model Interface (CMI).

This chapter covers the following topics:

- [“New key for Encryption”](#) on page 534.
- [“Encrypting a Netlist”](#) on page 535
- [“Encrypted Information During Simulation”](#) on page 541.

New key for Encryption

Starting with the MMSIM 12.1 release, Spectre uses a new key ($k-2$) as default. You can use the $k-1$ option to invoke the old key. The support for the new key is also available in the MMSIM11.1ISR6 release onwards, however, you need to specify the $k-2$ option to invoke it. The following table lists the usage of the key in the MMSIM11.1ISR6 and MMSIM12.1 releases:

	Old Key	New Key
MMSIM11.1ISR6	default	$k-2$
MMSIM12.1	$k-1$	default

Encrypting a Netlist

To encrypt a netlist,

1. Open the netlist you want to encrypt in a text editor.
2. Type `PROTECT` above the data you want to protect. The capital letters indicate the shortest legal abbreviation, so you achieve the same affect by typing `prote` or `protec` for example.
3. Type `UNPROTECT` after the last line of the data you want to protect. The capital letters indicate the shortest legal abbreviation, so you achieve the same affect by typing `unprote` or `unprotec` for example.

You must use the `protect` and `unprotect` keywords in pairs.

4. Save the netlist.
5. In a terminal window, type

```
spectre_encrypt [-i input_file] [-o output_file] [-all] [-key 1|2]
```

where

<i>input_file</i>	The path and name of the netlist to be encrypted. If you do not specify the input file, the netlist from standard input is encrypted.
<i>output_file</i>	The path and name of a file to hold the encrypted netlist. The extension that you use for <i>output_file</i> must be the same extension used on <i>input_file</i> . If you do not specify the output file, the encrypted netlist is displayed as standard output in the terminal window.
<code>-all</code>	Encrypts the entire netlist, ignoring of the <code>protect</code> and <code>unprotect</code> keywords.
<code>-key</code>	By default, the netlist encrypted in MMSIM 11.1ISR6 release onwards cannot be decrypted using earlier versions of MMSIM. To decrypt such netlists using versions earlier than MMSIM11.1ISR6, you must encrypt the netlist using the <code>-key 1</code> option in MMSIM11.1ISR6 and later releases. See New key for Encryption on page 534.

The Spectre circuit simulator uses the  BSAFE® library to encrypt your netlist.

Note: `spectre_encrypt` does not require any license, however, it checks for the existence of any of the 32500, *Virtuoso_Multi_mode_Simulation*, *Virtuoso_Spectre*,

Virtuoso_Spectre_XL, or *Virtuoso_Spectre_GXL* licenses. If any of these licenses is not available, it generates an error.

The `protect` and `unprotect` keywords are replaced with `pragma` statements in the output netlist. The `pragma` statements contain important information about encryption such as the method used, the key name, and the beginning and end of the encrypted block. The Spectre circuit simulator uses this information while decrypting the netlist. Hence it is important that you do not modify any `pragma` statement or the encrypted text between the `pragma` statements in the output file.

What You can Encrypt

You can encrypt signals, netlist and subcircuit parameters, files, devices, and model cards. You can use multiple pairs of `protect`, `unprotect` to encrypt different portions of your netlist. The content inside the `protect`, `unprotect` block is encrypted and the content outside this block remains the same as the original netlist.

Encrypting a File

You can encrypt a file by adding `protect` at the beginning and `unprotect` at the end of the file.

Encrypting Subcircuits

As described in the following sections, you can encrypt an entire subcircuit, part of a subcircuit, or multiple subcircuit blocks.

Encrypting an Entire Subcircuit

To encrypt an entire subcircuit, place `protect` before the `subckt` and `unprotect` after the `ends` statement. This encrypts the subcircuit name as well as the I/O pins. Since the interfaces are not readable after encryption, Cadence recommends that you add some information on how the interface works outside the protected block so that your users can create Composer symbols for simulation.

All flattened primitive devices expanded from a protected subcircuit are also protected.

Example

Original Netlist

```
* subckt name :inv, I/O pins:2
* parameters wi, le
protect
subckt inv out in
parameters wi=1u le=3u
mp1 mid in vd vd pmos w=wi l=le
mn1 mid in 0 0 nmos w=wi l=le
r1 mid out resistor r=2k
model pmos bsim3v3 type=p tnom=27.0
tox=2.9e-09
model nmos bsim3v3 type=n tnom=27.0
tox=2.8e-09
ends
unprotect

* open latch module
subckt latch q qbar clk d
...
```

Encrypted Netlist

```
* subckt name :inv, I/O pins:2
* parameters wi, le
//pragma protect begin_protected
//pragma protect data_method    = RC5
//pragma protect data_keyowner  = Cadence
Design Systems.
//pragma protect data_keyname   = CDS_KEY
//pragma protect data_block
fajdfejwrADFASDfdhfhjadfahd
QERWfdjau77r42jagadfhjkuer
jdfejwrADFASDfdhfhjad
jdfejwrADFASDfdhfhjad
//pragma protect end_protected

* open latch module
subckt latch q qbar clk d
...
```

Encrypting a Subcircuit without Interfaces

To encrypt the contents of a subcircuit leaving its name and I/O pins public, place `protect` after `subckt` and `unprotect` before `ends`.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Example

Original Netlist

```
subckt inv out in
protect
parameters wi=1u le=3u
mp1 mid in vd vd pmos w=wi l=le
mn1 mid in 0 0 nmos w=wi l=le
r1 mid out resistor r=2k
model pmos bsim3v3 type=p tnom=27.0
tox=2.9e-09
model nmos bsim3v3 type=n tnom=27.0
tox=2.8e-09
unprotect
ends

* open latch module
subckt latch q qbar clk d
...
```

Encrypted Netlist

```
subckt inv out in
//pragma protect begin_protected
//pragma protect data_method    = RC5
//pragma protect data_keyowner  = Cadence
    Design Systems.
//pragma protect data_keyname   = CDS_KEY
//pragma protect data_block
fajdfejwrADFASDfdhfhjadfahd
QERWfdjau77r42jagadfhjkuer
//pragma protect end_protected
ends

* open latch module
subckt latch q qbar clk d
...
```

Encrypting Portions of a Subcircuit or Multiple Subcircuits

You can use multiple pairs of `protect` and `unprotect` in a subcircuit to protect portions of it. See the example below.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Example

Original Netlist

```
subckt inv out in
parameters wi=1u le=3u
protect
mp1 mid in vd vd pmos w=wi l=le
mn1 mid in 0 0 nmos w=wi l=le
unprotect
r1 mid out resistor r=2k
protect
model pmos bsim3v3 type=p tnom=27.0
tox=2.9e-09
model nmos bsim3v3 type=n tnom=27.0
tox=2.8e-09
unprotect
ends inv
...
```

Encrypted Netlist

```
subckt inv out
parameters wi=1u le=3u
global vd
//pragma protect begin_protected
//pragma protect data_method    = RC5
//pragma protect data_keyowner= Cadence Design
Systems.
//pragma protect data_keyname   = CDS_KEY
//pragma protect data_block
QERWfdjau77r42jagadfhjkuer
//pragma protect end_protected
r1 mid out 2k
//pragma protect begin_protected
etu45j6jgfly5po765t8tnji5j5i76k
// pragma protect end_protected
ends inv
...
```

If you have multiple subcircuits in your netlist, you can encrypt them by using multiple pairs of `protect` and `unprotect` as shown in the example above.

Encrypting a Model Card

You can encrypt one or more model cards with a pair of `protect` and `unprotect` keywords. The keywords do not have to be within or outside the model card. Even if you encrypt only a portion of the model card, the entire model card is protected during simulation. In case there are no parameters within a protected block, the Spectre circuit simulator displays a warning message, but still encrypts the model card.

Example 1

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

In the following example, the encryption keywords are around the model card definition. The model name and all parameters are encrypted.

Original Netlist

```
* The 1st model name is pmos, type is p
* The 2nd model name is nmos, type is n
subckt inv out in
paramenters wi=lu le=3u
mp1 mid in vd vd pmos w=wi l=le
mn1 mid in 0 0 nmos w=wi l=le
ends inv
protect
model pmos bsim3v3 type=p tnom=27.0
tox=2.9e-09
model nmos bsim3v3 type=n tnom=27.0
tox=2.8e-09
unprotect
```

Encrypted Netlist

```
* The 1st model name is pmos, type is p
* The 2nd model name is nmos, type is n
subckt inv out in
paramenters wi=lu le=3u
mp1 mid in vd vd pmos w=wi l=le
mn1 mid in 0 0 nmos w=wi l=le
ends inv
//pragma protect begin_protected
//pragma protect data_method    = RC5
//pragma protect data_keyowner  = Cadence
    Design Systems.
//pragma protect data_keyname   = CDS_KEY
//pragma protect data_block
QERWfdjau77r42jagadfhjkuer
//pragma protect end_protected
```

Example 2

In the following example, the `protect` keyword is within the model card definition, leaving a number of parameters outside the protection block. The model name and parameters outside the protection block remain public, but the whole model is protected for message and parameter output during simulation.

Original Netlist

```
model pmos bsim3v3 type=p tnom=27.0
tox=2.9e-09
protect
Nch=2.498E+17 Tox=27.0 tox=2.9e-09
Xj=1.00000E-07
+Lint=9.36e-8 Wint=1.47e-7
+Vth0=.6322 K1=.756 K2=-3.83e-2
+Dvt2=-9.17e-2 Nlx=3.52291E-08
Dwg=-6.0E-09 Dwb=-3.56E-09
+Cit=1.622527E-04 Cdsc=-2.147181E-05
unprotect
```

Encrypted Netlist

```
model pmos bsim3v3 type=p tnom=27.0
tox=2.9e-09
//pragma protect begin_protected
//pragma protect data_method    = RC5
//pragma protect data_keyowner  = Cadence
    Design Systems.
//pragma protect data_keyname   = CDS_KEY
//pragma protect data_block
fajdfejwrADFASDfdhfhjadfahd
QERWfdjau77r42jagadfhjkuer
//pragma protect end_protected
```

Encrypting an Include File

If there is an include file in the encrypted portion of your netlist, you must encrypt it separately.

Encrypted Information During Simulation

When you simulate an encrypted netlist, all warnings, error messages, and `info` statements about the encrypted portions of your netlist are suppressed. The following sections describe how the Spectre circuit simulator handles the encrypted portions of your netlist.

Protected Device

A device is encrypted if any of the following conditions are met:

- It is a primitive and inside a protected block.
- It is an instance of a subcircuit. The instance is not in a protected block, but the subcircuit is protected. Here is an example:

```
X1 in out INV
subckt INV (in out)
protect
mp1 vdd in vdd pmos W=1.0e-6 L=1.0e-6
mn1 out in 0 0 nmos W=1.0e-6 L=1.0e-6
unprotect
ends INV
```

In the flattened netlist, devices X1/mp1 and X1/mn1 are protected.

- It is an instance of a subcircuit, and the instance is in a protected block. Whether the subcircuit is protected or not, all the flattened primitive devices from that hierarchical level are protected. An example is given below.

```
protect
X1 in out INV
unprotect
subckt INV (in out)
mp1 vdd in vdd pmos W=1.0e-6 L=1.0e-6
mn1 out in 0 0 nmos W=1.0e-6 L=1.0e-6
ends INV
```

In the flattened netlist, devices X1/mp1 and X1/mn1 are protected.

For a device meeting any of the above criteria, its name and instance parameters are protected. The instance parameters of a protected device cannot be modified through an `alter` statement, but the protected device can be replaced through an `altergroup` statement. Information about a protected device is filtered out in all analyses outputs.

Encrypted devices are not included in the circuit inventory.

Protected Node

A node contained exclusively within a protected block is protected, and its name and value is not displayed in the output file. If you request an `ic` file or restart a simulation, protected nodes are displayed in encrypted format in the `ic`, checking point, and restart output files.

Protected Global and Netlist Parameters

Global and netlist parameters defined inside a protected block are encrypted. However, you can alter or sweep a protected parameter. All device instance and model parameters dependent on the altered parameter are updated even if the device or model is protected.

Protected Subcircuit Parameters

Subcircuit parameters are protected if they appear exclusively within a protected block. All devices or model cards that refer to encrypted parameters must be in a protected block to protect the parameter values. If protected parameters are referred to by an unprotected device or model card, the parameter values are printed in the info statements for this device or model card.

You can alter or sweep a protected subcircuit parameter. All device instance and model parameters dependent on the altered parameter are updated even if the device or model is protected.

Protected Model Parameters

For a model card inside a protected block (where the `protect` keyword appears before the `model` statement), the model card and all model parameters are encrypted. If you place `protect` after the model definition and leave some parameters outside a protection block, only parameters inside the protection block are encrypted. During simulation, all parameters inside the model card are encrypted since encryption is done on the basis of the model card, not individual parameters. Warning messages and *info* statements for all model parameters and values of a protected model card are suppressed.

Even if the model name is protected, you can instantiate primitives using that model. You cannot alter or sweep protected model parameters, but you can replace a protected model through an `altergroup` statement.

Multiple Name Spaces

Names of parameters, subcircuits, models, and devices that appear exclusively within protected blocks are encrypted. However, identical names appearing outside the protected blocks are bound to their encrypted counterparts. Hence, Cadence recommends that you give unique names to the parameters, subcircuits, models, and devices you want to protect.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Time-Saving Techniques

In this chapter, you will learn about different methods to reduce simulation time. This chapter discusses the following topics:

- [Specifying Efficient Starting Points](#) on page 546
- [Reducing the Number of Simulation Runs](#) on page 546
- [Adjusting Speed and Accuracy](#) on page 546
- [Saving Time by Starting Analyses from Previous Solutions](#) on page 546
- [Saving Time by Specifying State Information](#) on page 547
- [Saving Time by Modifying Parameters during a Simulation](#) on page 552
- [Saving Time by Selecting a Continuation Method](#) on page 555

Specifying Efficient Starting Points

The Virtuoso® Spectre® circuit simulator arrives at a solution for a simulation by calculating successively more accurate estimates of the final result. You can increase simulation speed by providing information that the Spectre simulator uses to increase the accuracy of the initial solution estimate. There are three ways to provide a good starting point for a simulation:

- Start analyses from previous solutions
- Specify initial conditions for components and nodes
- Specify solution estimates with nodesets

Reducing the Number of Simulation Runs

With the Spectre simulator, you can run many analyses (including analyses of the same type) in a single simulation. With other SPICE-like simulators, you might require multiple simulations to complete the same tasks. In a single simulation run, you can run a set of Spectre analyses; modify the component, temperature, or `options` parameters; and then run additional analyses with the new parameters.

Adjusting Speed and Accuracy

You can use the `errpreset` parameter to increase the speed of transient analyses, but this speed increase requires some sacrifice of accuracy.

Saving Time by Starting Analyses from Previous Solutions

A solution for one analysis can be an appropriate starting point for the next analysis. For example, if a DC analysis precedes a transient analysis, you can use the DC solution as the first guess for the initial point in the transient analysis solution. There are two Spectre analysis parameters that let you start analyses from previous solutions. They are available for most Spectre analyses.

- The `restart` parameter

If you set this parameter to `restart=no` in an analysis statement, the Spectre simulator uses the DC solution of the previous analysis as an initial guess for the following analysis.

- The `prevoppoint` parameter

If you set this parameter to `prevoppoint=yes` in an analysis statement, the Spectre simulator does not compute or recompute the operating point. Instead, it uses the operating point computed by the previous analysis.

Saving Time by Specifying State Information

The Spectre simulator lets you provide state information (the current or last-known status or condition of a process, transaction, or setting) to the DC and transient analyses. You can specify two kinds of state information:

■ Initial conditions

The `ic` statement lets you specify values for the starting point of a transient analysis. The values you can specify are voltages on nodes and capacitors, and currents on inductors.

■ Nodesets

Nodesets are estimates of the solution you provide for the DC or transient analyses. Nodesets usually act only as aids in speeding convergence, but if a circuit has more than one solution, as with a latch, nodesets can bias the solution to the one closest to the nodeset values.

Setting Initial Conditions for All Transient Analyses

You can specify initial conditions that apply to all transient analyses in a simulation or to a single transient analysis. The `ic` statement and the `ic` parameter described in this section set initial conditions for all transient analyses in the netlist. In general, you use the `ic` parameter of individual components to specify initial conditions for those components, and you use the `ic` statement to specify initial conditions for nodes. You can specify initial conditions for inductors with either method. Specifying `cmin` for a transient analysis does not satisfy the condition that a node has a capacitive path to ground.

Note: Do not confuse the `ic` parameter for individual components with the `ic` parameter of the transient analysis. The latter lets you select from among different initial conditions specifications for a given transient analysis.

Specifying Initial Conditions for Components

You can specify initial conditions in the instance statements of capacitors, inductors, and windings for magnetic cores. The `ic` parameter specifies initial voltage values for capacitors and current values for inductors and windings. In the following example, the initial condition voltage on capacitor `Cap13` is set to two volts:

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Cap13 11 9 capacitor c=10n ic=2

Specifying Initial Conditions for Nodes

You use the `ic` statement to specify initial conditions for nodes or initial currents for inductors. The nodes can be inside a subcircuit or internal nodes to a component.

The following is the format for the `ic` statement:

```
ic signalName=value ...
```

The format for specifying signals with the `ic` statement is similar to that used by the `save` statement. This method is described in detail in [“Saving Main Circuit Signals”](#) on page 255. Consult this discussion if you need further clarification about the following example.

```
ic Voff=0 X3.7=2.5 M1:int_d=3.5 L1:l=1u
```

This example sets the following initial conditions:

- The voltage of node `Voff` is set to 0.
- Node 7 of subcircuit `X3` is set to 2.5 V.
- The internal drain node of component `M1` is set to 3.5 V. (See the following table for more information about specifying internal nodes.)
- The current for inductor `L1` is set to 1 μ .

Specifying initial node voltages requires some additional discussion. The following table tells you the internal voltages you can specify with different components.

Component	Internal Node Specifications
BJT	int_c, int_b, int_e
BSIM	int_d, int_s
MOSFET	int_d, int_s
GaAs MESFET	int_d, int_s, int_g
JFET	int_d, int_s, int_g, int_b
Winding for Magnetic Core	int_Rw
Magnetic Core with Hysteresis	flux

Supplying Solution Estimates to Increase Speed

You use the `nodeset` statement to supply estimates of solutions that aid convergence or bias the simulation towards a given solution. You can use nodesets for all DC and initial transient analysis solutions in the netlist. The `nodeset` statement has the following format:

```
nodeset signalName=value...
```

Values you can supply with the `nodeset` statement include voltages on topological nodes, including internal nodes, and currents through voltage sources, inductors, switches, transformers, N-ports, and transmission lines.

The format for specifying signals with the `nodeset` statement is similar to that used by the `save` statement. This method is described in detail in [“Saving Main Circuit Signals”](#) on page 255. Consult this discussion if you need further clarification about the following example.

```
nodeset Voff=0 X3.7=2.5 M1:int_d=3.5 L1:1=1u
```

This example sets the following solution estimates:

- The voltage of node `Voff` is set to 0.
- Node 7 of subcircuit `X3` is set to 2.5 V.
- The internal drain node of component `M1` is set to 3.5 V. (See the table in the [ic statements](#) section of this chapter for more information about specifying internal nodes.)
- The current for inductor `L1` is set to 1μ.

Specifying State Information for Individual Analyses

You can specify state information for individual analyses in two ways:

- You can use the `ic` parameter of the transient analysis to choose which previous specifications are used.
- You can create a state file that is read by an individual analysis.

Choosing Which Initial Conditions Specifications Are Used for a Transient Analysis

The `ic` parameter in the transient analysis lets you select among several options for which initial conditions to use. You can choose the following settings:

Parameter Setting	Action Taken
<code>dc</code>	Initial conditions specifiers are ignored, and the existing DC solution is used.
<code>node</code>	The <code>ic</code> statements are used, and the <code>ic</code> parameter settings on the capacitors and inductors are ignored.
<code>dev</code>	The <code>ic</code> parameter settings on the capacitors and inductors are used, and the <code>ic</code> statements are ignored.
<code>all</code>	Both the <code>ic</code> statements and the <code>ic</code> parameters are used. If specifications conflict, <code>ic</code> parameters override <code>ic</code> statements.

Specifying State Information with State Files

You can also specify initial conditions and estimate solutions by creating a state file that is read by the appropriate analysis. You can create a state file in two ways:

- You can instruct the Spectre simulator to create a state file in a previous analysis for future use.
- You can create a state file manually in a text editor.

Telling the Spectre Simulator to Create a State File

You can instruct the Spectre simulator to create a state file from either the initial point or the final point in an analysis. To write a state file from the initial point in an analysis, use the `write` parameter. To write a state file from the final point, use the `writefinal` parameter. Each of the following two examples writes a state file named `ua741.dc`. The first example writes the state file from the initial point in the DC sweep, and the second example writes the state file from the final point in the DC sweep.

```
Drift dc param=temp start=0 stop=50.0 step=1 readns="ua741.dc" write="ua741.dc"
Drift dc param=temp start=0 stop=50.0 step=1 readns="ua741.dc"
writefinal="ua741.dc"
```

Creating a State File Manually

The syntax for creating a state file in a text editor is simple. Each line contains a signal name and a signal value. Anything after a pound sign (#) is ignored as a comment. The following is an example of a simple state file:

```
# State file generated by Spectre from circuit file 'wilson'
# during 'stepresponse' at 5:39:38 PM, Jan 21, 1992.
1      .588793510612534
2      1.17406247989272
3      14.9900516233357
pwr    15
vcc:p  -9.9483766642647e-06
```

Reading State Files

To read a state file as an initial condition, use the `readic` transient analysis parameter. To read a state file as a nodeset, use the `readns` parameter. This example reads the file `intCond` as initial conditions:

```
DoTran_z12 tran start=0 stop=0.003 \
  step=0.00015 maxstep=6e-06 readic="intCond"
```

This second example reads the file `soluEst` as a nodeset.

```
DoTran_z12 tran start=0 stop=0.003 \
  step=0.00015 maxstep=6e-06 readns="soluEst"
```

Special Uses for State Files

State files can be useful for the following reasons:

- You can save state files and use them in later simulations. For example, you can save the solution at the final point of a transient analysis and then continue the analysis in a later simulation by using the state file as the starting point for another transient analysis.
- You can use state files to create automatic updates of initial conditions and nodesets.

The following example demonstrates the usefulness of state files:

```
altTemp alter param=temp value=0
Drift dc param=temp start=0 stop=50.0 step=1 readns="ua741.dc0" write="ua741.dc
XferVsTemp xf param=temp start=0 stop=50 step=1 probe=Rload freq=1kHz \
  readns="ua741.dc0"
```

The first analysis computes the DC solution at $T=0^{\circ}\text{C}$, saves it to a file called `ua741.dc0`, and then sweeps the temperature to $T=50^{\circ}\text{C}$. The transfer function analysis (`xf`) resets the temperature to zero. Because of the temperature change, the DC solution must be recomputed. Without the use of state files, this computation might slow the simulation because the only available estimate of the DC solution would be that computed at $T=50^{\circ}\text{C}$, the

final point in the DC sweep. However, by using a state file to preserve the initial DC solution at $T=0^\circ\text{C}$, you can enable the Spectre simulator to compute the new DC solution quickly. The computation is fast because the Spectre simulator can use the DC solution computed at $T=0^\circ\text{C}$ to estimate the new solution. You can also make future simulations of this circuit start quickly by using the state file to estimate the DC solution. Even if you have altered a circuit, it is usually faster to start the DC analysis from a previous solution than to start from the beginning.

Saving Time by Modifying Parameters during a Simulation

The Spectre simulator lets you place specifications in the netlist to modify parameters and then resimulate. This lets you accomplish tasks with a single Spectre run that might require multiple runs with another simulator. To change parameter settings during a run, you use the following Spectre control statements:

■ The `alter` statement

You use this statement to change the parameters of circuits, subcircuits, and individual models or components. You also use it to change the following `options` statement temperature parameters and scaling factors:

- ☐ `temp`
- ☐ `tnom`
- ☐ `scale`
- ☐ `scalem`

You can use the `altergroup` statement to specify device, model, and netlist parameter statements that you want to change the values of with analyses.

■ The `set` statement

Except for temperature parameters and scaling factors, you use the `set` statement to modify any `options` statement parameters you set at the beginning of the netlist. The new settings apply to all analyses that follow the `set` statement in the netlist.

The `alter` and `set` statements are queued up with analysis statements and are processed in order.

Changing Circuit or Component Parameter Values

You modify parameters for devices, models, circuit, and subcircuit parameters during a simulation with the `alter` statement. The modifications apply to all analyses that follow the `alter` statement in your netlist until you request another parameter modification.

Changing Parameter Values for Components

To change a parameter value for a component device or model, you specify the device or model name, the parameter name, and the new parameter value in the `alter` statement. You can modify only one parameter with each `alter` statement, but you can put any number of `alter` statements in a netlist. The following example demonstrates `alter` statement syntax:

```
SetMag alter dev=Vt1 param=mag value=1
```

- `SetMag` is the unique netlist name for this `alter` statement. (Like many Spectre statements, each `alter` statement must have a unique name.)
- The keyword `alter` is the primitive name for the `alter` statement.
- `dev=Vt1` identifies `Vt1` as the netlist name for the component statement you want to modify. You identify an instance statement with `dev` and a `model` statement with `mod`. When you use the `alter` statement to modify a circuit parameter, you leave both `dev` and `mod` unspecified.
- `param=mag` identifies `mag` as the parameter you are modifying. If you omit this parameter, the Spectre simulator uses the first parameter listed for each component in the Spectre online help as the default.
- `value=1` identifies `1` as the new value for the `mag` parameter. If you leave `value` unspecified, it is set to the default for the parameter.

Changing Parameter Values for Models

To change a parameter value for model files with the `altergroup` statement, you list the device, model, and circuit parameter statements as you do in the main netlist. Within an `alter` group, each model is first defaulted and then the model parameters are updated. You cannot nest `alter` groups. You cannot change from a model to a model group and vice versa. The following example demonstrates `altergroup` statement syntax:

```
ag1 altergroup {  
  parameters p1=1  
  model myres resistor r1=1e3 af=p1  
  model mybsim bsim3v3 lmax=p1 lmin=3.5e-7  
}
```

Further Examples of Changing Component Parameter Values

This example changes the `is` parameter of a model named `SH3` to the value `1e-15`:

```
modify2 alter mod=SH3 param=is value=1e-15
```

The following examples show how to use the `param` default in an `alter` statement. The first parameter listed for resistors in the Spectre online help (`spectre -h`) is the default. For resistors, this is the resistance parameter `r`.

Consequently, if `R1` is a resistor, the following two `alter` statements are equivalent:

```
change1 alter dev=R1 param=r value=50
change1 alter dev=R1 value=50
```

Changing Parameter Values for Circuits

When you change a circuit parameter, you use the same syntax as when you change a device or model parameter except that you do not enter a `dev` or a `mod` parameter.

This example changes the ambient temperature to `0°C`:

```
change2 alter param=temp value=0
```

The following table describes the circuit parameters you can change with the `alter` statement:

Parameter	Description
<code>temp</code>	Ambient temperature
<code>tnom</code>	Default measurement temperature for component parameters
<code>scalem</code>	Component model scaling factor
<code>scale</code>	Component instance scaling factor

Note: If you change `temp` or `tnom` using an `alter` statement, all expressions with `temp` or `tnom` are reevaluated.

Modifying Initial Settings of the State of the Simulator

You can change the initial settings for the state of the simulator by placing a `set` statement in the netlist. The `set` statement is similar to the `options` statement that sets the state of

the simulator, but it is queued with the analysis statements in the order you place them in the netlist.

You use the `set` statement to change previous `options` or `set` statement specifications. The modifications apply to all analyses that follow the `set` statement in the netlist until you request another parameter modification. The `set` and `options` statements have many identical parameters, but the `set` statement cannot modify all `options` statement parameters. The parameter listings in the Spectre online help (`spectre -h`) tell you which parameters you can reset with the `set` statement.

Formatting the `set` Statement

The following example demonstrates the `set` statement syntax. This example turns off several annotation parameters.

```
Quiet set narrate=no error=no info=no
```

- `Quiet` is the unique name you give to the `set` statement.
- The keyword `set` is the primitive name for the `set` statement.
- `narrate`, `error`, and `info` are the parameters you are changing.

Note: If you want to change `temp` or `tnom`, use the `alter` statement.

Saving Time by Selecting a Continuation Method

The Spectre simulator normally starts with an initial estimate and then tries to find the solution for a circuit using the Newton-Raphson method. If this attempt fails, the Spectre simulator automatically tries several continuation methods to find a solution and tells you which method was successful. Continuation methods modify the circuit so that the solution is easy to compute and then gradually change the circuit back to its original form. Continuation methods are robust, but they are slower than the Newton-Raphson method.

If you need to modify and resimulate a circuit that was solved with a continuation method, you probably want to save simulation time by directly selecting the continuation method you know was previously successful.

You select the continuation method with the `homotopy` parameter of the `set` or `options` statements. In addition to the default setting, all, five settings are possible for this parameter: `gmin` stepping (`gmin`), source stepping (`source`), the pseudotransient method (`ptran`), and the damped pseudotransient method (`dptran`). You can also prevent the use of continuation methods by setting the `homotopy` parameter to `none`.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Managing Files

This chapter discusses the following topics:

- [About Spectre Filename Specification](#) on page 558
- [Creating Filenames That Help You Manage Data](#) on page 558

About Spectre Filename Specification

Many analysis statements require a filename as a parameter value for the input or output of data. It is often easier to keep track of output files if these filename parameter values are related to some other filename, typically the input filename.

The Virtuoso® Spectre® circuit simulator's filename specification features help you manage your data by letting you systematically specify or modify filenames. With the Spectre simulator, you can easily identify data from multiple simulation runs or from single runs containing repeated similar analyses. You can modify input filenames so that you can easily identify the output file from a specific simulation or analysis. You can also construct output filenames in ways that prevent accidental overwriting of data.

Creating Filenames That Help You Manage Data

The Spectre simulator helps you keep track of simulation data by letting you create filenames that are variants of input filenames. For example, with Spectre, you can

- Identify simulation data by date, time, process ID, or other defining characteristics in the results filenames
- Keep multiple circuits in a single directory without having subsequent simulations overwrite previous results

To do this, you set environment variables so that output filenames are automatically different variants of input filenames.

- Construct filenames at run time

This is convenient if your input data comes from several files. For example, you can use an `include` statement to insert several different circuit files into main input files that each contain analyses. Each circuit file can also be used with several stimulus files. To prevent confusion, you can create filenames at run time for the stimulus files that associate them with the appropriate main input files.

In this section, you will learn how to use the various Spectre features for creating filenames.

Creating Filenames by Modifying Input Filenames

The Spectre simulator gives you predefined percent codes you can put in your filenames. These predefined codes let you construct filenames that add defining characteristics, such as date or time, to input filenames. You specify predefined percent codes with a percent character (%) followed by an uppercase letter. The uppercase letter tells the Spectre simulator

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

how to construct the filename. You can use percent codes in environment variables, in `spectre` command parameters, or in your netlist—wherever you need to specify filenames for simulation results.

For example, `%C` is the predefined percent code for the name of the input circuit file. If your circuit file is named `opamp1` and you place the following `-raw` setting for your UNIX environment variable

```
setenv SPECTRE_DEFAULTS "-raw %C.raw"
```

the Spectre simulator sends simulation results to a file named `opamp1.raw`.

Description of Spectre Predefined Percent Codes

These are the percent code that can help you organize your simulation data:

- | | |
|-----------------|--|
| <code>%A</code> | <code>%A</code> is replaced by the name of the current analysis that is running.

If it is specified in a device statement, it is expanded to a blank string because there is no current analysis. |
| <code>%B</code> | <code>%B</code> is replaced by <code>64bit</code> for 64-bit version of the software. It is not replaced by anything for 32-bit version of the software. |
| <code>%C</code> | <code>%C</code> is replaced by the input circuit filename, as it is used in the command line. If the circuit filename is <code>opamp1</code> , the specification <code>%C.raw</code> generates a file named <code>opamp1.raw</code> .

When the Spectre simulator does not know the name of the input file, as when the circuit is read from the standard input (from a pipe or from a redirected file), the Spectre simulator substitutes the name <code>stdin</code> for <code>%C</code> . |
| <code>%D</code> | <code>%D</code> is replaced by the date when the program started. For example, the specification <code>%D.opamp1</code> might generate a file named <code>94-09-19.opamp1</code> .

The date is in year-month-day format. All leading zeros are included. This format generates filenames that you can sort alphabetically into chronological order. |
| <code>%H</code> | <code>%H</code> is replaced by the host name (network name) of the system on which the Spectre simulator is running. |
| <code>%M</code> | <code>%M</code> is replaced by the current CMIVersion. |
| <code>%P</code> | <code>%P</code> is replaced by the process ID.

The process ID is a unique integer assigned to the Spectre process by the operating system. |

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- %S** %S is replaced by the simulator name. For example, the specification %S.opamp1 might generate a file named `spectre.opamp1`.
- If you use a different name or a symbolic link with a different name to access a copy of the executable program, the new name becomes the program name.
- %T** %T is replaced by the time when the program started. For example, the specification %T.opamp1 might generate a file named `14:44:07.opamp1`.
- Time is in 24-hour format, and all leading zeros are included. This format generates filenames that sort alphabetically into chronological order.
- %V** %V is replaced by the simulator version string. For example, the specification `out_%V.raw` might generate a file named `out_1.0.2.raw`.
- %I** %I is replaced by the installation directory.
- %O** %I is replaced by the operating platform.
- %U** %U is replaced by the username.
- %%** This specifies the % character by itself.
- This option lets you use percent characters in filenames. Two percent characters (%%) in a filename specification produce a single percent character in the filename, which is not interpreted as a percent code indicator.

The predefined percent codes feature does not perform recursive substitutions. For example, if you have an input file named `A%SD.xyz` and you create an output file with the percent code designation `%C.raw`, the Spectre simulator creates the output file `A%SDxyz.raw`. The Spectre simulator does not substitute the simulator name for %S in this case.

Customizing Percent Codes

You can define your own percent codes or redefine existing codes with the `+%<X>` option of the `spectre` command. Names of customized percent codes can be any single uppercase or lowercase letter. You can define percent codes in two ways:

- You can define percent codes for a single simulation by typing this option into the command line with the `spectre` command at the start of the simulation.
- You can specify the customized percent code as a default by typing the `spectre` command into the `SPECTRE_DEFAULTS` environment variables.

For example, if you type in the following instruction at the command line

```
spectre +%E opamp1 test3
```


Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

the Spectre simulator runs a simulation for circuit `test3`. During this simulation, the Spectre simulator substitutes the name `opamp1` for any `%E` it finds in results filename specifications.

You undefine customized percent codes with the `-%<X> spectre` command option. For example, if you customize percent codes with the `SPECTRE_DEFAULTS` environment variable, you might want to undefine them for a given simulation run. To do this, you include the `-%<X>` command line option in the `spectre` command that starts the simulation. Undefined percent codes return to predefined values. If an undefined percent code has no predefined value, it is treated like an empty string.

Enabling the Spectre Simulator to Recognize the Input Names of Piped or Redirected Files

One practical application for customized percent codes is to enable the Spectre simulator to recognize the input filenames of piped or redirected files. If the Spectre simulator reads the circuit from standard input, as it does when it reads from a pipe, the Spectre simulator cannot determine the name of the original input file. If you want the results filename to be a variant of the input filename, you can enable the Spectre simulator to recognize the input filename by redefining the Spectre simulator's predefined percent codes.

In the following two examples, the circuit file is passed through `sed(1)`. The resulting file, `cktfile`, is then piped to the Spectre simulator as input. The first example shows the problem created if you want the results filename to be a modification of the input filename, and the second example shows how you can correct this difficulty.

In the first example, the Spectre simulator cannot identify the name `cktfile` of the file that is piped to the `spectre` command. As a default action, it puts the output simulation data in the directory `stdin.raw`.

```
setenv SPECTRE_DEFAULTS "-raw %C.raw"
sed -e 's/\$/\\$/' cktfile | spectre
```

In the second example, redefining the `%C` percent code causes the Spectre simulator to base the output filename on the input filename. The `spectre` command in the environment variable redefines the normal predefined `%C` code. The Spectre simulator substitutes the name `cktfile` for all `%C` specifications and puts the output simulation data in the directory `cktfile.raw`.

```
setenv SPECTRE_DEFAULTS "-raw %C.raw"
sed -e 's/\$/\\$/' cktfile | spectre +%C cktfile
```

Note: For more information about Spectre defaults, see [“Selecting Limits for Parameter Value Warning Messages”](#) on page 332 and the [Spectre Circuit Simulator Reference](#) manual.

Creating Filenames from Parts of Input Filenames

Colon modifiers (`:x`) create filenames from parts of input filenames. You can use colon modifiers with all percent codes except the `%%` code.

For example, if you apply `%C:r.raw` to the input filename `opamp.ckt`

`%C` is the input filename (`opamp.ckt`)

`:r` is the root of the input filename (`opamp`)

`.raw` is the new filename extension

The result is the output filename `opamp.raw`. In this example, (`:r`) is the colon modifier.

Definitions of Colon Modifiers

The Spectre simulator recognizes the following colon modifiers:

Modifier	Description
<code>:r</code>	Signifies the root (base name) of the given path for the file
<code>:e</code>	Signifies the extension for the given path of the file
<code>:h</code>	Signifies the head of the given path for any portion of the file before the last /
<code>:t</code>	Signifies the tail of the given path for any portion of the file after the last /
<code>::</code>	Signifies the (<code>:</code>) character itself; use two consecutive colons (<code>::</code>) to place a single colon in an output filename that is not read as a percent code modifier

Any character except a modifier after a colon (`:`) signals the end of modifications. The Spectre simulator appends both the colon and the character to the filename.

The Spectre simulator applies a chain of colon modifiers in the sequence you specify them.

For example, if you apply `%C:e.%C:r:t` to the input filename

`/circuits/opamp.ckt`

`%C:e` is the extension (`ckt`) of the input filename

`%C:r` is the root (`/circuits/opamp`) of the input filename

`:t` is the tail of the input filename after the last / (`opamp.ckt`)

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

The result is the output filename `ckt.opamp`.

Note: If the input filename does not contain a slash and a period, the modifiers `:t` and `:r` return the whole filename, and the modifier `:h` returns a period.

Examples of Colon Modifier Use

The following table shows the various filenames you can generate from an input filename (`%C`) of `/users/maxwell/circuits/opamp.ckt`:

Colon Modifier	Comments	Output Filename Result
<code>%C</code>	Input filename	<code>/users/maxwell/circuits/opamp.ckt</code>
<code>%C:r</code>	Root of the input filename	<code>/users/maxwell/circuits/opamp</code>
<code>%C:e</code>	Extension of the input filename	<code>ckt</code>
<code>%C:h</code>	Head of the input filename	<code>/users/maxwell/circuits</code>
<code>%C:t</code>	Tail of the input filename	<code>opamp.ckt</code>
<code>%C::</code>	Second colon is appended to the input filename and the end of the modification	<code>/users/maxwell/circuits/opamp.ckt:</code>
<code>%C:h:h</code>	The head of <code>%C:h</code> (such a recursive use of <code>:h</code> might be useful if you want to direct your output to a different directory from that of the input file)	<code>/users/maxwell</code>
<code>%C:t:r</code>	The root of <code>%C:t</code>	<code>opamp</code>
<code>%C:r:t</code>	The tail of <code>%C:r</code>	<code>opamp</code>
<code>/tmp%C:t:r.raw</code>	The suffix <code>.raw</code> is appended to the root of <code>%C:t</code> , and the full path is altered to put <code>opamp.raw</code> in the <code>/tmp</code> file.	<code>/tmp/opamp.raw</code>

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Colon Modifier	Comments	Output Filename Result
%C:e.%C:r:t	Extension of %C followed by the tail of %C:r	ckt.opamp

Identifying Problems and Troubleshooting

This chapter discusses the following topics:

- [Error Conditions](#) on page 566
- [Spectre Warning Messages](#) on page 568
- [Customizing Error and Warning Messages](#) on page 574
- [Controlling Program-Generated Messages](#) on page 585
- [Correcting Convergence Problems](#) on page 586
- [Correcting Accuracy Problems](#) on page 589
- [Packaging a Test Case for Shipment to Cadence](#) on page 590

Error Conditions

Error conditions terminate a Virtuoso® Spectre® circuit simulator run. If you receive any of the messages described in this section, you must fix the problem and rerun the simulation.

Invalid Parameter Values That Terminate the Program

If you enter a parameter that causes the Spectre simulator to stop or puts a model in an invalid region, such as giving $z0=0$ to a transmission line, the Spectre simulator sends you a message like this one and exits.

```
Error from spectre during hierarchy flattening.  
t11: Value of 'z0' should be nonzero.  
spectre terminated prematurely due to fatal error.
```

To run the simulation, you must change the parameter to an acceptable value.

Singular Matrices


If you receive an error message that says a matrix is singular, your netlist contains either a floating node which is causing the problem or a loop of zero resistance branches, for example, a loop of voltage sources or inductors. The following procedures might help you find the problem:

- Check the `options` statement in your netlist to ensure that `topcheck=yes` in at least one statement. The topology checker normally helps you identify singular matrix problems, but it cannot do so if it is disabled.
- If the error message appears only for particular components or circuit parameters or only for particular voltages or currents, try one of the following procedures:
 - ❑ Set `gmin=1e-12` (the default value).
 - ❑ If you are working with simplified semiconductor models, try using more complex models.

A CMOS (complementary metal oxide semiconductor) inverter whose model parameters have infinite output impedance in saturation demonstrates the usefulness of these techniques. When either the N- or P-type device is in the ohmic region, the solution is unique. However, when both devices are saturated, there is a range of output voltages that all satisfy Kirchhoff's Current Law. In this situation, the Newton-Raphson method forms a linearized circuit that is singular for that iteration.

- Check ideal transformers, N-ports, or transmission lines for floating nodes or loops of zero-resistance branches and modify the circuit to eliminate them.


For example, consider this center-tapped transformer:



```
subckt ct_xfmr (t1 b1 t2 m2 b2)
  Tt t1 m1 t2 m2 transformer n1=2
  Tb m1 b1 m2 b2 transformer n1=2
end ct_xfmr
```

If you use this transformer and leave the center-tap terminal ($m2$) floating, the Spectre simulator notifies you of a singular matrix. Because both $m1$ and $m2$ are floating, the DC solution is not unique.

If you choose a different topology for the transformer, like the one in the following example, you can avoid the problem.



```
subckt ct_xfmr (t1 b1 t2 m2 b2)
  Tt t1 b1 t2 m2 transformer n1=2
  Tb t1 b1 m2 b2 transformer n1=2
end ct_xfmr
```

Circuits that contain ideal transformers, N-ports, or transmission lines can have floating nodes or loops of zero-resistance branches because the topology checker cannot adequately verify these components. Finding these currents is difficult because all these components act like ideal transformers at DC. When you look into one port of a

transformer, you can see either a short or an open circuit, depending on what you see looking out of the other port.

Internal Error Messages

If the Spectre simulator detects an internal error, it displays a message like one of the following:

```
Internal error detected by spectre. Please see http://support.cadence.com/wps/mypoc/cos?uri=deeplinkmin:COSSHome for Customer Support contact information.
```

```
Error detected in file 'file.c' at line 101.
```

```
Internal error detected by spectre. Please see http://support.cadence.com/wps/mypoc/cos?uri=deeplinkmin:COSSHome for Customer Support contact information.
```

```
Arithmetic exception.
```

Cadence can help you find solutions to these problems. If you get one of these messages, call Cadence Customer Support or contact a Cadence application engineer.

Time Is Not Strictly Increasing

PWL takes a wave parameter that accepts time/value pairs. If the time value does not increase, the Spectre simulator displays the following message:

```
Error found in spectre during initial setup.
```

```
v10:time is not strictly increasing in waveform.
```

Check the PWL component to fix this error.

Spectre Warning Messages

Warning messages tell you about conditions that might cause invalid results. Unlike error messages, warnings do not stop a simulation. When you receive a warning message, you must decide whether the particular condition creates a problem for your simulation. This section describes some common Spectre warning messages. It also tells you how to modify parameters to correct conditions that might produce invalid simulation results.

The Spectre simulator often prints warnings and notices that are eventually determined to be “uninteresting,” and there is a natural tendency after a while to ignore them. We recommend that you carefully study them the first few times you simulate a particular circuit and whenever the simulator gives you unexpected results.

P-N Junction Warning Messages

Almost every semiconductor device includes at least one p-n junction. Normally, these p-n junctions are biased in a particular operating region. Three types of warning messages are available for each p-n junction, one for exceeding a maximum current, one for exceeding a melting current, and one for exceeding a breakdown voltage.

Explosion Region Warnings

```
Warning from spectre at dc = 191 mA during DC analysis 'srcSweep'.
mos_mod: The bulk-drain junction current exceeds 'imelt'.
The results computed by Spectre are now incorrect because the junction
current model has been linearized.
```

Or

```
xram.d3247: The junction is melting (increase imax)
```

The Spectre simulator provides two parameters, `imax` and `imelt`, that limit the current across a PN junction. These parameters aid convergence and prevent numerical overflow. The junction characteristics of the device are assumed to be accurately modeled for current up to `imax`. If `imax` is exceeded during iterations, the linear model is substituted until the current drops below `imax` or until convergence is achieved. If convergence is achieved with the current exceeding `imax`, the results are inaccurate, and Spectre prints a warning similar to the first one above.

The `imelt` parameter is used as a limit warning for the junction current. This parameter can be set to the maximum current rating of the device. By default it is set to the value of `imax`. When any component of the junction current exceeds `imelt`, Spectre issues a warning and again the results become inaccurate. The junction current is linearized above the value of `imelt` to prevent arithmetic exceptions.

Both these parameters have current density counterparts, `jmax` and `jmelt`, that you can specify if you want the absolute current values to depend on the device area.

Melting Current Warnings

A separate model parameter, `imelt`, is used as a limit warning for the junction current. This parameter can be set to the maximum current rating of the device. When any component of the junction current exceeds `imelt`, Spectre issues a warning and the results become inaccurate. The junction current is linearized above the value of `imelt` to prevent arithmetic exception, with the exponential term replaced by a linear equation at `imelt`.

Breakdown Region Warnings

Messages like the following are breakdown region warnings:

```
D2: Breakdown voltage exceeded.
```

```
Q1: The collector-substrate voltage exceeded breakdown voltage.
```

The warning message identifies the relevant component name (D2 and Q1) and the affected junction.

The Spectre simulator issues breakdown region warnings only when you specify conditions for them. For information on setting parameters to identify a breakdown region, see [“Customizing Error and Warning Messages”](#) on page 332.

Missing Diode Would Be Forward-Biased

```
Warning from spectre at time = 501.778 ns during transient analysis tran_to_1u.
```

```
i1.q0: Missing collector-substrate diode would be forward biased.
```

```
Notice from spectre at time = 510.1688 ns during transient analysis tran_to_1u.
```

```
i1.q0: Missing collector-substrate diode returns to normal bias condition.
```

Most p-n junctions in semiconductor models include both a resistive (the diode) and a capacitive (the junction capacitance) model. If the diode reverse saturation current is set to zero, the resistive part of the junction is turned off, and the Spectre simulator assumes that the resistive portion of the junction does not exist (but the junction capacitance may still be present). In this case, if the voltage across the missing diode is larger than $10 * V_t$ (where V_t is the thermal voltage), Spectre will issue a warning message telling you that the junction, which is missing, will be forward biased. A follow-up notice is issued if, and when, the device returns to a normal bias condition.

Tolerances Might Be Set Too Tight

When you simulate high-voltage or high-current circuits, the default tolerances might be tight enough to make convergence difficult or impossible. If you get a “Tolerances might be set too tight” message, try relaxing tolerances by increasing the value of `reltol`, `iabstol`, and `vabstol`.

Parameter Is Unusually Large or Small

The Spectre simulator checks the parameter values to see if they are within a normal range of expected values. This check can catch data entry errors or identify situations that can cause the Spectre simulator to have difficulties simulating the circuit.

The “Parameter is unusually large or small” message issues a notice about a parameter value. The message looks like one of the following:

```
NPNbjt: 'rb' has the unusually small value of 1mOhms.  
PNPbjt: 'tf' has the unusually large value of 1Gs.  
OA1.Q16 of ua741: 'region' has the unusual value of rev.
```

If you receive such a message, check the parameter. If the unusual parameter value is correct, you can ignore this message.

The limits settings that generate these warning messages are soft limits, as opposed to hard limits settings. Hard limits stop a simulation if they are violated. the Spectre simulator has automatic soft limits on a few parameter values. However, you can override these limits or specify your own limits for parameters that do not have automatic limits. For more information, see [“Customizing Error and Warning Messages”](#) on page 332.

gmin Is Large Enough to Noticeably Affect the DC Solution

```
Warning detected by spectre during DC analysis oppoint.  
Gmin=1pS is large enough to noticeably affect the DC solution.
```

By default, the Spectre simulator (and SPICE) adds a very small conductance of 10^{-12} siemens called `gmin` across nonlinear devices. This conductance prevents nodes from floating if the nonlinear devices are turned off. By default, `GMIN=1e-12 Siemens`. The `gmin` parameter usually has a minimal effect on circuit behavior. However, some circuits, such as charge storage circuits are very sensitive to the small currents that flow through `gmin`.

You see a message such as the one given above if the current flowing through the `gmin` conductors, when treated as an error current, does not meet the `gmin` criteria. That is, the message is displayed if the current that enters any node from all attached `gmin` conductors is larger than either `iabstol` or `reltol` multiplied by the sum of the absolute value of the individual currents that enter the node.

If your circuit is not sensitive to small leakage currents, you can ignore this message. If your circuit is sensitive to these currents, reduce the `gmin` value or set it to zero.

Minimum Timestep Used

If this problem occurs, the analysis continues, and a warning message is displayed at each time point that does not meet the convergence criteria. In the Spectre simulator, this is very rare, but it does occur. Occasionally, this needs to be remedied to get the correct solution.

1. Make sure devices have junction and overlap capacitance specified.
2. Increase `maxiters`, but do not go higher than 200.

3. Change to the `gear2` or `gear2only` method of integration.
4. Reduce other occurrences of the local truncation error cutting the timestep. Increase `lteratio` and increase the absolute error tolerances `vabstol` and `iabstol`. Do not go too high with any of these.
5. Combine 2, 3, and 4 and set `cmin` to prevent instantaneous change at every node in the circuit.
6. Relax `reltol` in combination with 5.

Syntax Errors

Warning from spectre in indab_7 during circuit read-in:

```
na300.scs" 27: `c11': Encountered statement in Spectre format while in Spice language mode. This will not be supported in a future release.
```

The Spectre parser is dual mode and accepts both the Spectre native language and documented Spice2G6. The default for the Spectre simulator is SPICE. If you include a file written in Spectre native syntax, you must either specify simulator `lang=spectre` or name the file with a `.scs` suffix. After Spectre processes the file, it reverts to the default mode. It is illegal to include Spectre syntax in the SPICE mode or vice versa.

For the MOS instance line given below:

```
M1 1 2 0 0 NCH W= 10u L= 2u
```

Spectre displays the following warning:

```
m1: Encountered statement in Spectre format while in SPICE language mode. This will not be supported in a future release.
```

Since the instance statement is valid in both languages, you can ignore this warning.

Topology Messages

Notice from spectre during topology check.

Only one connection to the following node:

```
4
```

```
No DC path from node `4' to ground, Gmin installed to provide path.
```

The Spectre topology checker identifies floating nodes and automatically inserts a `gmin` resistor (1e12 Ohms) to prevent a non-isolated solution. The Spectre simulator then displays a message telling you what it did.

Model Parameter Values Clamped

Warning from spectre during initial setup.

```
n: The value of `vj(pb)' at T = 25 C is 50e-03 V, which is too small.
```

```
Clamped to 0.1 V.
```

```
n: The value of `vj(pb)' at T = 27 C is 41.7617e-03 V, which is too small.
```

```
Clamped to 0.1 V.
```

The Spectre simulator clamps model parameter values to prevent numerical difficulties during simulation. When clamping is completed, Spectre displays a message indicating that it is using clamped values. There is no way to disable these clamps.

Invalid Parameter Warnings

Warning from spectre during circuit read-in.

```
`pchmod': `tox' is not a valid parameter for `bsim4' models.
```

```
`pchmod': `nch' is not a valid parameter for `bsim4' models.
```

This type of warning is issued any time you specify an invalid parameter in a model definition. The models included with Spectre have predefined model parameters. For more information, see `spectre -h`.

Only these predefined parameters can be used within a model definition. The Spectre circuit simulator issues similar warnings for invalid instance and subcircuit parameters.

Redefine Primitives Messages

Warning from spectre in `q2' during circuit read-in.

```
"redefPrim.scs" 6: `q2.resistor' redefines the primitive named `resistor
```

Spectre displays this message if you define a model or subcircuit with the same name as a built-in primitive device.

The following message tells you that the local definition will override the built-in definition:

```
model resistor bjt
```

```
q1 1 2 3 resistor
```

q1 is considered a bjt device rather than a resistor.

Initial Condition Messages

Notice from spectre during IC analysis, during transient analysis 'tran1'.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Initial condition computed for node 2 is in error by 755.152 uV. To reduce error in computed initial conditions, decrease `rforce`. However, setting rforce too small may result in convergence difficulties or in the matrix becoming singular.

The Spectre simulator sets initial conditions on a node by attaching a voltage source through a resistor. The default value of this resistor is 1, but you can control the value through the options parameter `rforce`. This notice indicates that the initial condition calculated for this node is about 755uV from the value specified in the netlist. You can lower the value of `rforce` to bring the voltage values into agreement in one of the following ways:

- Through the Analog Options window in the Analog Design Environment.
- Inserting an options statement in the netlist. An example is given below:

```
myOptions options rforce=1m
```

Output Messages

Notice from spectre during transient analysis 'tran1'.

No outputs found. Loosening output filter criterion to 'lvlpub'.

If you set `save=selected`, the Spectre simulator saves the voltages in the save statement. If the save statement does not contain any voltage values, Spectre issues the above warning and changes the `save` option default to `lvlpub`. This saves all node voltages.

Log File Messages

Warning from Spectre during generation of log file.

```
opt1 options warning_limit=number warning_id = [message_type_1 message_type_2]
```

For example,

```
opt1 options warning_limit=3 warning_id = [SFE-30 CMI-2151]
```

IN the statement, 3 is the number of messages allowed for printing in log file for each message type defined in `warning_id`.

SFE-30 and CMI-2151 are the user-defined message types for printing in the log file.

Customizing Error and Warning Messages

You can customize the Spectre error and warning messages to some extent to fit the needs of a simulation. This section tells you about these customization options.

Selecting Limits for Parameter Value Warning Messages

You can accept Cadence default soft limits that determine when you receive warning messages about parameter values, or you can enter your own limits. You can also control which parameters the Spectre simulator checks. This section gives you instructions for all.

Accepting Cadence Range Limits Defaults

The most convenient option for deciding which warning messages you receive is to accept Cadence Range Limits Defaults. The Cadence defaults are located in `your_install_dir/tools/spectre/etc/limits/range.lmts`, and you can examine them to see if they meet your needs. You can enter Cadence defaults with the `SPECTRE_DEFAULTS` environment variable in your shell initialization file (such as `.profile` or `.cshrc`). The entry in your shell initialization file looks like the following:

```
setenv SPECTRE_DEFAULTS "+param $HOME/tools/dfII/etc/
spectre/range.lmts"
```

With this entry in the shell initialization file, the Spectre simulator reads parameter limits from `your_install_dir/tools/spectre/etc/limits/range.lmts`.

You can override a `SPECTRE_DEFAULTS` setting with the `param` option of the `spectre` command. Specifying `+param` as a command line argument overrides `+param` in `SPECTRE_DEFAULTS` and tells the Spectre simulator to read range limits from the file you specify. Specifying `-param` tells the Spectre simulator to ignore the `+param` given in `SPECTRE_DEFAULTS` without giving the Spectre simulator a new location to find range limits.

Note: For more information about Spectre defaults, see the [Spectre Circuit Simulator Reference](#) manual and “Customizing Percent Codes” on page 318.

Creating a Parameter Range Limits File

In some circumstances, you might want to set your own parameter limits for warning messages. This might be the case, for example, if you are maintaining your own sets of model libraries. If you want to choose your own parameter limits for warnings, you must use a text editor to create a parameter range limits file.

A parameter range limits file requires the following syntax. Fields enclosed by single brackets (`[]`) are optional.

```
[ComponentKeyword] [model] [LowerLimit <[=]]
[[]Param[]] <[=] UpperLimit]
```


Observe the following syntax rules for a parameter limits file:

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide


- You can specify limits for input, output, or operating-point parameters for either component instances or models. You can also specify limits for analysis parameters.
- You must specify the limits for each parameter on a single line.
- You can specify open bounds using angle brackets (<) or closed bounds using an angle bracket with an equal sign (<=). If you specify closed bounds, there can be no space between < and =.
- You can specify inclusive or exclusive ranges. If you specify exclusive ranges, the upper limit must be smaller than the lower limit.

The diagram on the following pages shows you the proper formats for range specifications.

Examples of Range Limits Specifications



Examples of Range Limits Specifications (*continued*)



- The component keyword must be a Spectre name, not a name used for SPICE compatibility. For example, use `mos3` rather than `mos`.
- If you specify more than one parameter limit for a component, you need to specify the component keyword only once. The Spectre simulator assumes the keyword is unchanged from the previous parameter unless you specify a new component keyword.
- If you give a parameter limit more than once, your last instructions override previous limits.
- If you mention a parameter but give it no limits, all limits are disabled for that parameter.
- You can specify limits for integer, real, or enumerated parameters. Enumerated parameters are those that take only predefined values (such as `yes` or `no` and `all` or `none`).

To specify limits on enumerated parameters, use the index of the enumeration in the limits declaration for that parameter. To find the index of a parameter of component `name`, see the parameter listings for the component `name` in the Spectre online help (`spectre -h`) and count the enumerations in the limits declaration starting from zero.

For example, to specify that the BJT operating-point parameter `region` should not be `rev` (reversed), look for the `region` parameter in the parameter listings for the BJT component. The `region` parameter is described as follows:

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

`region=fwd` Estimated operating region. Possible values are `off`, `fwd`, `rev`, or `sat`.

For this parameter, `off` has index 0, `fwd` has index 1, `rev` has index 2, and `sat` has index 3. To specify a limit that notifies you if any BJT is reversed, use either of the following specifications:

`2 < region < 2`

or

`3 <= region <= 1`

- You must give the keyword `model` when you place limits on model parameters. If you do not give the keyword `model`, the limits are applied to instance parameters.
- You can indicate upper or lower limits for the absolute value of a parameter with the vertical line character (`|vto|`).

For example,

`resistor 0.1 < |r| < 1M`

specifies that the absolute value of `r` should be greater than 0.1 ohm and less than 1 megohm. There can be no spaces between the absolute value symbols and the parameter name.

- You currently cannot place limits on vector parameters.
- You can write parameter limits using Spectre native-mode scale factors. For example, you can write the limit

`f <= 1.0e6`

as

`f <= 1M`

Example of a Parameter Range Limits File

This example shows a parameter limits file with correct syntax.

```
mos3      0.5u <= l <= 100u
          0.5u <= w
          0 < as <= 1e-8
          0 < ad <= 1e
model |vto| <= 3
```

You can find the parameter names (`l`, `w`, `as`, `ad`, `vto`) and component keywords (`mos3`) in the parameter listings in the Spectre online help (`spectre -h`). This example instructs the Spectre simulator to accept without warnings `mos3` components for these conditions:

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- If channel length is more than or equal to $0.5\ \mu\text{m}$, or less than or equal to $100\ \mu\text{m}$
- If channel width is greater than or equal to $0.5\ \mu\text{m}$
- If the area of source diffusion is greater than 0, or less or equal to $1\text{e-}8\ \text{m}^2$
- If the area of drain diffusion is greater than 0, or less or equal to $1\text{e-}8\ \text{m}^2$
- If the `mos3` model parameter `vto` (the threshold voltage at zero body bias) has an absolute value less than or equal to 3

Entering a Parameter Range Limits File

You can enter a parameter range limits file in two ways:

- Type the `+param <filename>` option of the `spectre` command from the command line or place it in an environment variable. `<filename>` is the name of the parameter range limits file. In the following example, `limits3` is the range limits file for this simulation of `test.circuit`.

```
spectre +param limits3 test.circuit
```

- Read the parameter limits file from within another file by putting an `include` statement with a syntax like the following example in your netlist.

```
include "filename"
```

`filename` is the name you give to the range limits file.

You can nest `include` statements. The only limit on depth is that imposed by the operating system on the number of files that can be open simultaneously in the Spectre simulator.

Paths you specify in filenames refer to the directory that contains the current file, not to the directory in which the Spectre simulator was started. For example, suppose your directory tree is set up as follows

```
design1/ckt1
design1/param.lmts
design1/resistor.lmts
design2/ckt2
design2/param.lmts
design2/resistor.lmts
```

and you run the Spectre simulator in `design1` with the following `spectre` command:

```
spectre +param ../design2/param.lmts ckt1
```

If the file `design1/param.lmts` contains the line

```
include "resistor.lmts"
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

the Spectre simulator reads in the `design2/resistor.lmts` file, but not the `design1/resistor.lmts` file.

Requesting Breakdown Region Warnings for Transistors

If you want warning messages about the breakdown regions of transistors, you must set the appropriate parameters for each component when you identify the component with an instance or `model` statement. For most transistors, you set the `bvj` parameter.

For BJTs, you must set three parameters: `bvbe`, `bvbc`, and `bvsub`. These are breakdown parameters for the base-emitter, the base-collector, and the substrate junctions.

Diodes are also exceptions because you can set both the `bvj` and `bv` parameters. You need two different parameters for the diode breakdown voltage because of the Zener breakdown model in the diode. When you use the diode as a Zener diode, it is purposely biased in the breakdown region, and you do not want to be warned about the Zener breakdown. By specifying the `bv` parameter, you tell the Spectre simulator to implement the Zener diode model at `bv`.

Telling Spectre to Perform Additional Checks of Parameter Values

You can perform a `check` analysis at any point in a simulation to be sure that the values of component parameters are reasonable. You can perform checks on input, output, or operating-point parameters. The Spectre simulator checks parameter values against parameter soft limits. To use the `check` analysis, you must also enter the `+param` command line argument with the `spectre` command to specify a file that contains the soft limits.

The following example illustrates the syntax of the `check` statement. It tells the Spectre simulator to check the parameter values for instance statements.

```
ParamChk check what=inst
```

- `ParamChk` is your unique name for this `check` statement.
- The keyword `check` is the component keyword for the statement.
- The `what` parameter tells the Spectre simulator which parameters to check.

The `what` parameter of the `check` statement gives you the following options:

Option	Action
<code>none</code>	Disables parameter checking.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Option	Action
<code>models</code>	Checks input parameters for all models only.
<code>inst</code>	Checks input parameters for all instances only.
<code>input</code>	Checks input parameters for all models and all instances.
<code>output</code>	Checks output parameters for all models and all instances.
<code>all</code>	Checks input and output parameters for all models and all instances.
<code>oppoint</code>	Checks operating-point parameters for all models and all instances.

Selecting Limits for Operating Region Warnings

The Spectre simulator lets you specify forbidden operating regions for transistors. If a transistor operates in a forbidden operating region, the Spectre simulator sends you a warning message. This feature is available for BJTs, MOSFETs, JFETs, and GaAs MESFETs.

Specifying Forbidden Operating Regions for Transistors

You specify a forbidden operating region in a transistor with the `alarm` parameter. The `alarm` parameter gives you the following options:

Option	Description
<code>none</code>	The default condition with no warnings issued.
<code>off</code>	Warns if the transistor is turned off.
<code>triode</code>	Warns if the transistor operates in the triode region (available for MOSFETs).
<code>sat</code>	Warns if the transistor operates in the saturation region.
<code>subth</code>	Warns if the transistor operates in the subthreshold region (available for MOSFETs).
<code>fwd</code>	Warns if the transistor is forward-biased (available for BJTs).
<code>rev</code>	Warns if the transistor is reverse-biased.

For example, to be sure that a group of MOSFETs always operates in the saturation region, you enter this `model` statement:

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
model mos_example nmos alarm=off alarm=triode
alarm=subth .....
```

Each of the three `alarm` parameters in this example identifies a forbidden operating condition. Operating the device anywhere except in the saturation region triggers a warning. The warning looks like the following:

```
Warning detected by spectre during transient analysis 'timesweep'.
M1: Device operated in the triode region.
```

Defining BJT Operating Regions

The Spectre simulator provides two parameters, `vbefwd` and `vbcfwd`, that let you specify the boundaries between BJT operating regions. The default value for each parameter is 0.2 volts.

The following table shows you the criteria the Spectre simulator uses to determine BJT operating regions.

Region	Bias Conditions
off	$V_{be} \leq v_{befwd}$ and $V_{bc} \leq v_{bcfwd}$
saturation	$V_{be} > v_{befwd}$ and $V_{bc} > v_{bcfwd}$
forward	$V_{be} > v_{befwd}$ and $V_{bc} \leq v_{bcfwd}$
reverse	$V_{be} \leq v_{befwd}$ and $V_{bc} > v_{bcfwd}$

Range Checking on Subcircuit Parameters

You can test the value of subcircuit parameters with the `paramtest` component. If the parameters meet your testing criteria, you can print an informational message, print a warning, or print an error message and terminate the program.

Formatting the paramtest Component

The `paramtest` component has the following format:

```
Name paramtest parameter=value...
```

- `Name` is your unique name for this `paramtest` component.
- The keyword `paramtest` is the component keyword for the component.

- The parameters specify the tests that are applied to the parameters, the action taken if parameters satisfy the test conditions, and the text of the message that is printed when parameters satisfy the test conditions.

Rules and Guidelines to Remember

- If you specify more than one test, the conditional action is taken if any test passes.
- If you use the `paramtest` component without specifying test conditions, the specified actions are taken, and the message is printed unconditionally. This option is useful for using the `paramtest` component with the `if` statement. The `paramtest` instruction can be followed whenever a given `if` statement option is executed.

The paramtest Options

The following table explains the possible `paramtest` options.

Parameter	Instruction
<code>printf</code>	Informational message is printed if test condition is satisfied.
<code>warnif</code>	Warning is printed if test condition is satisfied.
<code>errorif</code>	Program quits and error message is printed if testing condition is satisfied.
<code>message</code>	Parameter value is the message text.
<code>severity</code>	You set this parameter when you use <code>paramtest</code> without a test condition. It specifies the type of message printed and the action to be taken, if any. The possible values are <code>debug</code> , <code>status</code> , <code>warning</code> , <code>error</code> , and <code>fatal</code> . If you specify <code>error</code> , the current analysis quits with an error message. If you specify <code>fatal</code> , the whole simulation stops.

A paramtest Example

This example uses three consecutive `paramtest` statements to check the values of four parameters—`l`, `w`, `ls`, and `ld`. If a parameter value satisfies a test condition, one of three different warning messages is printed:

```
TooShort paramtest warnif=(l < 1um) \  
  message="Channel length for nmos must be greater than 1u."  
TooThin paramtest warnif=(w < 1um) \  
  message="Channel width for nmos must be greater than 1u."
```



```
TooNarrow paramtest warnif=(ls < 1um) warnif=(ld < 1um) \  
message="Strip width for nmos must be greater than 1u."
```

Controlling Program-Generated Messages

The Spectre simulator normally sends error, warning, and informational messages to the screen. To prevent confusion, the Spectre simulator limits the amount of material it sends to the screen. You can, however, get a more complete printout of messages if you send the messages to a log file that you can generate with the `spectre` command or in a `SPECTRE_DEFAULTS` environment variable.

Specifying Log File Options

You can choose from among the following command line options:

- | | |
|--------------------------------|--|
| <code>+log <file></code> | The Spectre simulator sends all messages to a log file as well as printing to the screen. You specify the name for the file. You can use <code>+l</code> as an abbreviation of <code>+log</code> . |
| <code>=log <file></code> | The Spectre simulator sends all messages to a log file but does not print to the screen. You specify the name for the file. You can use <code>=l</code> as an abbreviation of <code>=log</code> . |
| <code>-log</code> | The Spectre simulator does not create a log file. You can use <code>-l</code> as an abbreviation of <code>-log</code> . This is the default option. |

Command Line Example

The following entry on the command line runs a simulation for circuit `smpls.circuit` and sends all messages to a log file named `smpls.logfile`:

```
spectre =log smpls.logfile smpls.circuit
```

Setting Environment Variables

If you specify log file options in a `SPECTRE_DEFAULTS` environment variable, you might want to name log files according to some system that helps you keep track of log files from different simulations. Spectre predefined percent codes are useful for this. The following example uses the predefined percent code `%C` to create log filenames based on the input filename. If you run a simulation for `smpls.circuit`, the Spectre simulator creates a log file named

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

`smpls.circuit.logfile`. You place the `SPECTRE_DEFAULTS` environment variable in the `.cshrc` or `.profile` files.

```
setenv SPECTRE_DEFAULTS "=log %C.logfile"
```

For more information about predefined percent codes and the `SPECTRE_DEFAULTS` environment variable, see [Chapter 13, "Managing Files."](#)

Suppressing Messages

There are also `spectre` command options that let you print or suppress error, warning, or informational messages:

<code>+error</code>	Prints error messages
<code>-error</code>	Does not print error messages
<code>+warning</code>	Prints warning messages
<code>-warning</code>	Does not print warning messages
<code>+info</code>	Prints informational messages
<code>-info</code>	Does not print informational messages

As a default, the Spectre simulator prints all these messages.

Correcting Convergence Problems

In this section, you will learn about procedures that can help you if a simulation does not converge.

Correcting DC Convergence Problems

If you have DC convergence problems, these suggestions might help you. Simple solutions generally precede more radical or complex measures in the list.

- Evaluate and resolve any warning or error messages.
- Check for circuit connection errors. Check to see that the polarity and value are correct for independent sources. Check to see if the polarity and multiplier are correct for controlled sources.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- Try all of the homotopy methods (`gmin`, `source`, `ptran`, and `dptran`). These are tried by default.
- Check for an incorrect estimated operating region. The default estimated operating region in the Spectre simulator is on in the forward region for all devices. If there are a reasonable number of devices that are really off, set them off in the schematic. For a large number of devices, this might not be practical.
- Check for extremely high gain circuits with nonlinearities and feedback. The convergence criteria are applied to all nodes in the circuit. The output of the gain block meets Kirchhoff's Current Law and $\delta(\text{reltol} \cdot V)$ about 1 part in 10^3 by default. Because of the gain, the input must move by this value divided by the gain. If the gain is high (for example, 10^8), the input must move less than 1 part in 10^{11} . This is an extremely small motion from iteration to iteration that might not be achievable. If the gain is even higher, the numerical resolution of the machine might be approached. About 15 digits of resolution is available in a 64-bit floating-point number. In this case, the gain needs to be reduced.

Note: In this case, one node (the output) controls convergence, and all the other nodes are more accurate than the convergence criteria by itself would predict. This is typical for most circuits.

- Enable the topology checker (set `topcheck=full` on the `options` statement) and pay attention to any warnings.
- Increase `maxiters` for the DC analysis.
- If you have convergence problems during a DC sweep, reduce the step size.
- Check for unusual parameter values using the parameter range checker (add `+param param-limits-file` to the `spectre` command line arguments) and pay attention to any warnings.

Print out the minimum and maximum parameter values by placing an `info` statement in the netlist. Make sure that the values for the instance, model, output, temperature-dependent, and (if possible) operating-point parameters are reasonable.

- Avoid using very small floating resistors, particularly small parasitic resistors in semiconductors. Use voltage sources or `iprobe`s to measure currents instead. Small floating resistors connected to high impedance nodes can cause convergence difficulties. `rbm` in the bipolar model is especially troublesome.
- If the `minr` model parameter is set, make certain it is set to 1 mOhm or larger.
- Use realistic device models. Make sure that all component parameters are reasonable, particularly nonlinear device model parameters.
- Increase the value of `gmin` with the `options` statement.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- Loosen tolerances, particularly absolute tolerances such as `iabstol` (on the `options` statement).
- Simplify the nonlinear component models. Try to avoid regions in the model that might cause convergence problems.
- When you have a solution, write it to a nodeset file using the `write` parameter. When you run the simulation again, read the solution back in using the `readns` parameter in the `dc` statement.
- If this is not the first analysis, the solution from the previous analysis might be an inadequate solution estimate because it differs too much from the solution for the current analysis. If this is so, set `restart=yes`.
- If you have an estimate of the solution, use nodeset statements or a nodeset file to set as many nodes as possible.
- If using nodesets or initial conditions causes convergence difficulties, try increasing `rforce` with the `options` statement.
- If you are simulating a bipolar analog circuit, make sure the region parameters on all transistors and diodes are set correctly.
- If the analysis fails at an extreme temperature but succeeds at room temperature, try adding a DC analysis that sweeps temperature. Start at room temperature, sweep to the extreme temperature, and write the last solution to a nodeset file.
- Use numeric pivoting in the sparse matrix factorization. Set `pivotdc=yes` with the `options` statement. Sometimes you must also increase the pivot threshold to between 0.1 to 0.5 by resetting the `pivrel` parameter with the `options` statement.
- Divide the circuit into pieces and simulate them individually. Make sure that results for a part alone are close to results for that part combined with the rest of the circuit. Use the results to create nodesets for the whole circuit.
- Try replacing the DC analysis with a transient analysis. Modify all the independent sources to start at zero and ramp to the independent source DC values. Run the transient analysis well beyond the time when all the sources have reached their final values. Write the final point to a nodeset file.

You can make this transient analysis more efficient with one of the following procedures:

- Set the integration method to backward-Euler (`method=euler`).
- Loosen the local truncation error criteria by increasing `lteratio` to 50 or more.

Occasionally, an oscillator in the circuit causes the transient analysis to terminate or work very slowly.

Correcting Transient Analysis Convergence Problems

You can use two approaches to eliminate transient analysis convergence problems. The first strategy is to reduce the effect of discontinuities in nonlinear capacitors. The second method is to eliminate discontinuous jumps in the solution. Try the following suggestions if you have difficulty with transient analysis convergence:

- Use a complete set of parasitic capacitors on nonlinear devices to avoid jumps in the solution waveforms. Specify nonzero source and drain areas on MOS models.
- Use the `cmin` parameter to install a small capacitor from every node in the circuit to ground. This usually eliminates any jumps in the solution.
- If you can identify a nonlinear capacitance that might have a discontinuity, simplify the nonlinear capacitor model. If you cannot actually simplify the model, modifying it might help convergence.
- As a last resort, relax the tolerance values for the `lteratio` or `reltol` parameters and widen transitions in the stimulus waveforms.

Correcting Accuracy Problems

If you need greater accuracy from a Spectre simulation, the most common solution is to tighten the `reltol` parameter of the `options` or `set` statements. In addition, be sure that the absolute tolerance parameters, `vabstol` and `iabstol`, are set to appropriate values. If tightening `reltol` does not help or if it greatly slows the simulation, try the additional suggestions in the following sections.

Suggestions for Improving DC Analysis Accuracy

- Be sure there are no errors in the circuit. Use the computed DC solution and the operating point to debug the circuit. Check the topology, the component parameters, the models, and the power supplies.
- Be sure you are using appropriate models and that the model parameters are consistent and correct.
- If the circuit might have more than one solution, use `nodeset` statements to influence the Spectre simulator to compute the solution you want.
- Be sure that `gmin` is not influencing the solution. If possible, set `gmin` to 0 (in an `options` or `set` statement).

Suggestions for Improving Transient Analysis Accuracy

- Verify that the circuit biased up properly. If it did not, there might be a problem in the topology, the models, or the power supplies.
- Be sure you are using appropriate models and that the model parameters are consistent and correct. Check the operating point of each device.
- Set the transient analysis parameter `errpreset` to `conservative`.
- If there is a charge conservation problem, use only charge-conserving models if you are not already doing so. Then tighten `reltol` to increase accuracy. (With the Spectre simulator, only customer-installed models might not be charge conserving.)
- Be sure that `gmin` is not influencing the solution. If possible, set `gmin` to 0 (in an `options` or `set` statement).
- If a solution exhibits point-to-point ringing, set the integration method in the transient analysis to Gear's second-order backward-difference formula (`method=gear2only`).
- If a low-loss resonator exhibits too much loss, set the integration method in the transient analysis to the trapezoidal rule (`method=traponly`).
- If the initial conditions used by the Spectre simulator are not the same as the ones you specified, decrease the `rforce` parameter in the `options` or `set` statements until the initial conditions are correct.
- If the Spectre simulator does not accurately follow the turn-on transient of an oscillator, set the `maxstep` parameter of the transient analysis to one-tenth the size of the expected period of oscillation or less.

Packaging a Test Case for Shipment to Cadence

The `mmsimpack` utility, shipped with the MMSIM release, enables you to create a compressed tar file containing all input files required for a test case. If a test case needs to be sent to Cadence for discussing and resolving Spectre simulation problems, the utility can be used to create the required file set, and to ship the case to Cadence.

To create a compressed tar file, perform the following steps:

1. Run a regular Spectre simulation to create a Spectre log file which reports all the files being read during parsing. Since, for this job, only the parsing is of relevance, the transient time may be shorted to accelerate the process.
2. Use the `mmsimpack` utility to create the compressed tar file, as follows:

```
% mmsimpack logfile -pack <packdir> [-filter <filter_file> ]
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Where

`pack <packdir>` specifies the directory where you want to save the packed netlist.

`-filter <filter_file>` (Optional) is a user-defined filter. The files that match the pattern in the filter file are not packed. The format of *filter_file* should be a regular expression.

`-copy_only` (Optional) Copy only the input netlist files and do not replace the absolute path in the netlist. This can reduce the mmsimpack runtime, however, the netlist might not run at another location because of the path issue.

`-h` displays the help information.

Example

```
% spectre +aps mult16.scs +log mult16.out
% mmsimpack mult16.out -pack packngo
```

The above example will create a file called `SendMe.tar.gz` in the directory `packngo`. The `SendMe.tar.gz` file contains all the files required for running Spectre on the `mult16.scs` test case.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Example Circuits

This appendix contains example netlists for testing the BSIM3v3 standard model.

- [Notes on the BSIM3v3 Model](#) on page 594
- [Spectre Syntax](#) on page 594
- [SPICE BSIM 3v3 Model](#) on page 594
- [Spectre BSIM 3v3 Model](#) on page 595
- [Ring Oscillator Spectre Deck for Inverter Ring with No Fanouts \(inverter_ring.sp\)](#) on page 595
- [Ring Oscillator Spectre Deck for Two-Input NAND Ring with No Fanouts \(nand2_ring.sp\)](#) on page 597
- [Ring Oscillator Spectre Deck for Three-Input NAND Ring with No Fanouts \(nand3_ring.sp\)](#) on page 598
- [Ring Oscillator Spectre Deck for Two-Input NOR Ring with No Fanouts \(nor2_ring.sp\)](#) on page 600
- [Ring Oscillator Spectre Deck for Three-Input NOR Ring with No Fanouts \(nor3_ring.sp\)](#) on page 601
- [Opamp Circuit \(opamp.cir\)](#) on page 603
- [Opamp Circuit 2 \(opamp1.cir\)](#) on page 603
- [Original Open-Loop Opamp \(openloop.sp\)](#) on page 603
- [Modified Open-Loop Opamp \(openloop1.sp\)](#) on page 604
- [Example Model Directory \(q35d4h5.modsp\)](#) on page 604

Notes on the BSIM3v3 Model

The Virtuoso® Spectre® circuit simulator supports the standard BSIM 3v3 MOS model (both BSIM 3v3.1 and BSIM 3v3.2) as published by the University of California at Berkeley. Further information about this model can be obtained by using Spectre's online help by typing `spectre -h bsim3v3` at the command line or by consulting the BSIM3 home page at

www-device.eecs.berkeley.edu/~bsim3/index.html

Spectre does not add proprietary parameters to its implementation of the standard model.

Spectre Syntax

Notes explaining Spectre syntax are included as comments throughout the example netlists.

The Spectre circuit simulator reads Spice2G6 input along with its own native format. The model card can therefore be specified in either format. Below is an example of each. Note that the valid parameter list does not change, only the primitive name, level designation, and version/type parameters.

Beginning with the 4.4.3 release, the Spectre simulator is compatible with SPICE input language beyond documented SPICE2G6. Contact your local Cadence representative for more details.

SPICE BSIM 3v3 Model

```
*model = bsim3v3
*Berkely Spice Compatibility
*Lmin= .35 Lmax= 20 Wmin= .6 Wmax= 20
.model N1 NMOS
+Level=11
+Tnom=27.0
+Nch=2.498E+17 Tox=9E-09 Xj=1.00000E-07
+Lint=9.36e-8 Wint=1.47e-7
+Vth0=.6322 K1=.756 K2=-3.83e-2 K3=-2.612
+Dvt0=2.812 Dvt1=0.462 Dvt2=-9.17e-2
+Nlx=3.52291E-08 W0= 1.163e-6 K3b= 2.233
+Vsat=86301.58 Ua=6.47e-9 Ub=4.23e-18 Uc=-4.706281E-11
+Rdsw=650 U0=388.3203 wr=1
+A0=.3496967 Ags=.1
+B0=0.546 B1= 1
+Dwg=-6.0E-09 Dw=-3.56E-09 Prwb=-.213
+Keta=-3.605872E-02 A1=2.778747E-02 A2=.9
+Voff=-6.735529E-02 NFactor=1.139926 Cit=1.622527E-04
+Cdsc=-2.147181E-05 Cdscb= 0
+Dvt0w=0 Dvt1w=0 Dvt2w=0
+Cdscd=0 Prwg=0
+Eta0=1.0281729E-02 Etab=-5.042203E-03
+Dsub=.31871233
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
+Pclm=1.114846 Pdiblc1=2.45357E-03 Pdiblc2=6.406289E-03
+Drout=.31871233 Pscbe1=5000000 Pscbe2=5E-09 Pdiblc3=-.234
+Pvag=0 delta=0.01
+Wl=0 Ww=-1.420242E-09 Wwl = 0
+Wln=0 Wwn=.2613948 Ll=1.300902E-10
+Lw=0 Lwl=0 Lln=.316394 Lwn=0
+kt1=-.3 kt2=-.051
+At=22400
+Ute=-1.48
+Ua1=3.31E-10 Ub1=2.61E-19 Uc1=-3.42e-10
+Kt1l=0 Prt=764.3
```

Spectre BSIM 3v3 Model

```
*Berkeley Spice Compatibility
*Lmin= .35 Lmax= 20 Wmin= .6 Wmax= 20
simulator lang=spectre
model nch bsim3v3
+version=3.1
+type=n
+tnom=27.0
+nch=2.498E+17 tox=9E-09 xj=1.00000E-07
+lint=9.36e-8 wint=1.47e-7
+vth0=.6322 k1=.756 k2=-3.83e-2 k3=-2.612
+dvt0=2.812 dvt1=0.462 dvt2=-9.17e-2
+n1x=3.52291E-08 w0= 1.163e-6 k3b= 2.233
+vsat=86301.58 ua=6.47e-9 ub=4.23e-18 uc=-4.706281e-11
+rdsw=650 u0=388.3203 wr=1
+a0=.3496967 ags=.1
+b0=0.546 b1= 1
+dwg=-6.0e-09 dwb=-3.56e-09 prwb=-.213
+keta=-3.605872e-02 a1=2.778747e-02 a2=.9
+voff=-6.735529e-02 nfactor=1.139926 cit=1.622527e-04
+cdsc=-2.147181e-05 cdsch= 0
+dvt0w=0 dvt1w=0 dvt2w=0
+cdscd=0 prwg=0
+eta0=1.0281729e-02 etab=-5.042203e-03
+dsub=.31871233
+pclm=1.114846 pdiblc1=2.45357e-03 pdiblc2=6.406289e-03
+drout=.31871233 pscbe1=5000000 pscbe2=5e-09 pdiblc3=-.234
+pvag=0 delta=0.01
+w1=0 ww=-1.420242e-09 wwl = 0
+wln=0 wwn=.2613948 ll=1.300902e-10
+lw=0 lwl=0 lln=.316394 lwn=0
+kt1=-.3 kt2=-.051
+at=22400
+ute=-1.48
+ua1=3.31e-10 ub1=2.61e-19 uc1=-3.42e-10
+kt1l=0 prt=764.3
```

Ring Oscillator Spectre Deck for Inverter Ring with No Fanouts (inverter_ring.sp)

This example uses Spectre syntax.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
// Ring oscillator Spectre deck for INVERTER ring with no fanouts.
simulator lang=spectre
global 0 gnd vdd vss

aliasGnd ( gnd 0 ) vsource type=dc dc=0

// Spectre options to be used
SetOption1 options iabstol=1.00n audit=full temp=25

MyAcct1 info what=inst extremes=yes
MyAcct2 info what=models extremes=yes
MyAcct3 info what=input extremes=yes
MyAcct5 info what=terminals extremes=yes
MyAcct6 info what=oppooint extremes=yes


// Next section is the subckt for inv
subckt inv ( nq a )
m1 ( nq a vdd vdd ) p l=0.35u w=2.60u ad=1.90p pd=6.66u as=1.90p ps=6.66u
m2 ( vss a nq vss ) n l=0.35u w=1.10u ad=0.80p pd=3.66u as=0.80p ps=3.66u

// Interconnect Caps for inv
c0 ( a vdd ) capacitor c=1.0824323e-15
c1 ( a nq ) capacitor c=3.0044e-16
c2 ( nq vss ) capacitor c=5.00186e-16
c3 ( nq vdd ) capacitor c=6.913993e-16
c4 ( a vss ) capacitor c=8.5372566e-16
ends

// Begin top level circuit definition
xinv1 ( 1 90 ) inv
xinv2 ( 2 1 ) inv
xinv3 ( 3 2 ) inv
xinv4 ( 4 3 ) inv
xinv5 ( 5 4 ) inv
xinv6 ( 6 5 ) inv
xinv7 ( 7 6 ) inv
xinv8 ( 8 7 ) inv
xinv9 ( 9 8 ) inv
xinv10 ( 10 9 ) inv
xinv11 ( 11 10 ) inv
xinv12 ( 12 11 ) inv
xinv13 ( 13 12 ) inv
xinv14 ( 14 13 ) inv
xinv15 ( 15 14 ) inv
xinv16 ( 16 15 ) inv
xinv17 ( 90 16 ) inv

// Next couple of lines sets variables for vdd and vss.
parameters vdd_S1=3.3
parameters vss_S1=0.0
vdd_I1 ( vdd gnd ) vsource dc=vdd_S1
vss_I1 ( vss gnd ) vsource dc=vss_S1

// Set initial conditions:
ic 2=0 4=0 6=0 8=0 10=0

// Next line makes the call to the model
// NOTE: The user may utilize the '.lib' syntax with Spectre's +spp
// command line option if they are using Spectre 4.43 or greater.
// There is also a Spectre native syntax for equivalent
// functionality. It is shown in q35d4h5.modsp.

include "q35d4h5.modsp" section=tt
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
// Analysis Statement
tempOption options temp=25
typ_tran tran step=0.010n stop=35n

alter_ss altergroup {
include "q35d4h5.modsp" section=ss
parameters vdd_S1=3.0
}

alterTempTo100 alter param=temp value=100
ss_tran tran step=0.010n stop=35n

alter_ff altergroup {
include "q35d4h5.modsp" section=ff
parameters vdd_S1=3.3
}

alterTempTo0 alter param=temp value=0
ff_tran tran step=0.010n stop=35n
```

Ring Oscillator Spectre Deck for Two-Input NAND Ring with No Fanouts (nand2_ring.sp)

This example uses Spectre syntax.

```
// Ring oscillator Spectre deck for 2-Input NAND ring with no fanouts.
simulator lang=spectre
global 0 gnd vdd vss

aliasGnd ( gnd 0 ) vsource type=dc dc=0

// Spectre options to be used
SetOption1 options iabstol=1.00n audit=full

MyAcct1 info what=inst extremes=yes
MyAcct2 info what=models extremes=yes
MyAcct3 info what=input extremes=yes
MyAcct5 info what=terminals extremes=yes
MyAcct6 info what=oppooint extremes=yes

// Next section is the subckt for na2 *****
subckt na2 ( nq a )
m1 ( nq a vdd vdd ) p l=0.35u w=2.70u ad=1.03p pd=3.46u as=1.98p ps=6.86u
m2 ( nq vdd vdd vdd ) p l=0.35u w=2.70u ad=1.03p pd=3.46u as=1.98p ps=6.86u
m3 ( vss a 6 vss ) n l=0.35u w=1.70u ad=1.25p pd=4.86u as=0.18p ps=1.91u
m4 ( nq vdd 6 vss ) n l=0.35u w=1.70u ad=1.25p pd=4.86u as=0.18p ps=1.91u
c0 ( a vdd ) capacitor c=1.0512057e-15
c1 ( a nq ) capacitor c=7.308e-17
c2 ( vdd vss ) capacitor c=6.12359e-16
c3 ( nq vss ) capacitor c=5.175377e-16
c4 ( nq vdd ) capacitor c=1.1668172e-15
c5 ( a vss ) capacitor c=9.530671e-16
ends

// Begin top-level circuit definition
xna21 ( 1 90 ) na2
xna22 ( 2 1 ) na2
xna23 ( 3 2 ) na2
xna24 ( 4 3 ) na2
xna25 ( 5 4 ) na2
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
xna26 ( 6 5 ) na2
xna27 ( 7 6 ) na2
xna28 ( 8 7 ) na2
xna29 ( 9 8 ) na2
xna210 ( 10 9 ) na2
xna211 ( 11 10 ) na2
xna212 ( 12 11 ) na2
xna213 ( 13 12 ) na2
xna214 ( 14 13 ) na2
xna215 ( 15 14 ) na2
xna216 ( 16 15 ) na2
xna217 ( 90 16 ) na2

// Next couple of lines sets variables for vdd and vss.
parameters vdd_S1=3.3
parameters vss_S1=0.0
vdd_I1 ( vdd gnd ) vsource dc=vdd_S1
vss_I1 ( vss gnd ) vsource dc=vss_S1

// Next line initializes nodes within ring
ic 2=0 4=0 6=0 8=0 10=0

include "q35d4h5.modsp" section=tt

// Next line defines transient steps and total simulation time
tempOption options temp=25
tt_tran tran step=0.010n stop=35n

alter_ss altergroup {
include "q35d4h5.modsp" section=ss
parameters vdd_S1=3.0
}

alterTempTo100 alter param=temp value=100
ss_tran tran step=0.010n stop=35n

alter_ff altergroup {
include "q35d4h5.modsp" section=ss
parameters vdd_S1=3.3
}

alterTempTo0 alter param=temp value=0
ff_tran tran step=0.010n stop=35n
```

Ring Oscillator Spectre Deck for Three-Input NAND Ring with No Fanouts (nand3_ring.sp)

This example uses Spectre syntax.

```
// Ring oscillator Spectre deck for 3-Input NAND ring with no fanouts.
simulator lang=spectre
global 0 gnd vdd vss

aliasGnd ( gnd 0 ) vsource type=dc dc=0

// Simulator options to use
SetOption1 options iabstol=1.00n audit=full

MyAcct1 info what=inst extremes=yes
MyAcct2 info what=models extremes=yes
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
MyAcct3 info what=input extremes=yes
MyAcct5 info what=terminals extremes=yes
MyAcct6 info what=oppooint extremes=yes

// Next section is the subckt for na3p1
subckt na3p1 ( nq a )
m1 ( nq a vdd vdd ) p l=0.35u w=2.90u ad=1.10p pd=3.66u as=2.12p ps=7.26u
m2 ( nq vdd vdd vdd ) p l=0.35u w=2.90u ad=1.10p pd=3.66u as=1.10p ps=3.66u
m3 ( nq vdd vdd vdd ) p l=0.35u w=2.90u ad=2.12p pd=7.26u as=1.10p ps=3.66u
m4 ( vss a 7 vss ) n l=0.35u w=2.40u ad=1.75p pd=6.26u as=0.25p ps=2.61u
m5 ( 7 vdd 8 vss ) n l=0.35u w=2.40u ad=0.25p pd=2.61u as=0.25p ps=2.61u
m6 ( nq vdd 8 vss ) n l=0.35u w=2.40u ad=1.75p pd=6.26u as=0.25p ps=2.61u
c0 ( 8 vdd ) capacitor c=1.341e-17
c1 ( vdd vss ) capacitor c=9.9445302e-16
c2 ( nq vss ) capacitor c=6.287e-16
c3 ( nq vdd ) capacitor c=2.0719818e-15
c4 ( a vss ) capacitor c=5.3760487e-16
c5 ( a vdd ) capacitor c=1.2446956e-15
c6 ( a nq ) capacitor c=7.308e-17
c7 ( 7 vdd ) capacitor c=2.0115e-17
ends

// Begin top level circuit definition
xna3p11 ( 1 90 ) na3p1
xna3p12 ( 2 1 ) na3p1
xna3p13 ( 3 2 ) na3p1
xna3p14 ( 4 3 ) na3p1
xna3p15 ( 5 4 ) na3p1
xna3p16 ( 6 5 ) na3p1
xna3p17 ( 7 6 ) na3p1
xna3p18 ( 8 7 ) na3p1
xna3p19 ( 9 8 ) na3p1
xna3p110 ( 10 9 ) na3p1
xna3p111 ( 11 10 ) na3p1
xna3p112 ( 12 11 ) na3p1
xna3p113 ( 13 12 ) na3p1
xna3p114 ( 14 13 ) na3p1
xna3p115 ( 15 14 ) na3p1
xna3p116 ( 16 15 ) na3p1
xna3p117 ( 90 16 ) na3p1

// Next couple of lines sets variables for vdd and vss.
parameters vdd_S1=3.3
parameters vss_S1=0.0
vdd_I1 ( vdd gnd ) vsource dc=vdd_S1
vss_I1 ( vss gnd ) vsource dc=vss_S1

// Next line initializes nodes within ring
ic 2=0 4=0 6=0 8=0 10=0

include "q35d4h5.modsp" section=tt

// Transient analysis card
tempOption options temp=25
typ_tran tran step=0.010n stop=35n
alter_ss altergroup {
include "q35d4h5.modsp" section=ss
parameters vdd_S1=3.0
}
```

```
alterTempTo100 alter param=temp value=100
ss_tran tran step=0.010n stop=35n

myAlter2 altergroup {
include "q35d4h5.modsp" section=ff
parameters vdd_S1=3.3
}

alterTempTo0 alter param=temp value=0
ff_tran tran step=0.010n stop=35n
```

Ring Oscillator Spectre Deck for Two-Input NOR Ring with No Fanouts (nor2_ring.sp)

This example uses Spectre syntax.

```
// Ring oscillator Spectre deck for 2-Input NOR ring with no fanouts.
simulator lang=spectre
global 0 gnd vdd vss

aliasGnd ( gnd 0 ) vsource type=dc dc=0

// Spectre options
SetOption1 options iabstol=1.00n audit=full

MyAcct1 info what=inst extremes=yes
MyAcct2 info what=models extremes=yes
MyAcct3 info what=input extremes=yes
MyAcct5 info what=terminals extremes=yes
MyAcct6 info what=oppooint extremes=yes

// Next section is the subckt for no2
subckt no2 ( nq a )
m1 ( vdd a 6 vdd ) p l=0.35u w=4.80u ad=3.50p pd=11.06u as=0.50p ps=5.01u
m2 ( nq vss 6 vdd ) p l=0.35u w=4.80u ad=3.50p pd=11.06u as=0.50p ps=5.01u
m3 ( vss a nq vss ) n l=0.35u w=1.20u ad=0.88p pd=3.86u as=0.46p ps=1.96u
m4 ( vss vss nq vss ) n l=0.35u w=1.20u ad=0.88p pd=3.86u as=0.46p ps=1.96u
c0 ( a vdd ) capacitor c=6.3676066e-16
c1 ( a nq ) capacitor c=5.3592e-17
c2 ( vdd vss ) capacitor c=5.39538e-16
c3 ( nq vss ) capacitor c=8.780327e-16
c4 ( nq vdd ) capacitor c=5.577428e-16
c5 ( a vss ) capacitor c=1.1100392e-15
ends

// begin top level circuit definition
xno21 ( 1 90 ) no2
xno22 ( 2 1 ) no2
xno23 ( 3 2 ) no2
xno24 ( 4 3 ) no2
xno25 ( 5 4 ) no2
xno26 ( 6 5 ) no2
xno27 ( 7 6 ) no2
xno28 ( 8 7 ) no2
xno29 ( 9 8 ) no2
xno210 ( 10 9 ) no2
xno211 ( 11 10 ) no2
xno212 ( 12 11 ) no2
xno213 ( 13 12 ) no2
xno214 ( 14 13 ) no2
```


Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
xno215 ( 15 14 ) no2
xno216 ( 16 15 ) no2
xno217 ( 90 16 ) no2

// Next couple of lines sets variables for vdd and vss.
parameters vdd_S1=3.3
parameters vss_S1=0.0
vdd_I1 ( vdd gnd ) vsource dc=vdd_S1
vss_I1 ( vss gnd ) vsource dc=vss_S1

// Next line initializes nodes within ring.
ic 2=0 4=0 6=0 8=0 10=0

include "q35d4h5.modsp" section=tt

// Analysis
tempOption options temp=25
tt_tran tran step=0.010n stop=35n

ss_alter altergroup {
include "q35d4h5.modsp" section=ss
parameters vdd_S1=3.0
}

alterTempTo100 alter param=temp value=100
ss_tran tran step=0.010n stop=35n

ff_alter altergroup {
include "q35d4h5.modsp" section=ff
parameters vdd_S1=3.3
}

alterTempTo0 alter param=temp value=0
ff_tran tran step=0.010n stop=35n
```

Ring Oscillator Spectre Deck for Three-Input NOR Ring with No Fanouts (nor3_ring.sp)

This example uses Spectre syntax.

```
// Ring oscillator spectre deck for 3-Input NOR ring with no fanouts.
simulator lang=spectre
global 0 gnd vdd vss
aliasGnd ( gnd 0 ) vsource type=dc dc=0

// Spectre options
SetOption1 options iabstol=1.00n audit=full rforce=1 temp=25

MyAcct1 info what=inst extremes=yes
MyAcct2 info what=models extremes=yes
MyAcct3 info what=input extremes=yes
MyAcct5 info what=terminals extremes=yes
MyAcct6 info what=oppooint extremes=yes

// Next section is the subckt for no3
subckt no3 ( nq a )
m1 ( vdd a 7 vdd ) p l=0.35u w=3.60u ad=2.63p pd=8.66u as=0.38p ps=3.81u
m2 ( 7 vss 8 vdd ) p l=0.35u w=3.60u ad=0.38p pd=3.81u as=0.38p ps=3.81u
m3 ( nq vss 8 vdd ) p l=0.35u w=3.60u ad=1.37p pd=4.36u as=0.38p ps=3.81u
m4 ( nq vss 9 vdd ) p l=0.35u w=3.60u ad=1.37p pd=4.36u as=0.38p ps=3.81u
m5 ( 9 vss 10 vdd ) p l=0.35u w=3.60u ad=0.38p pd=3.81u as=0.38p ps=3.81u
m6 ( vdd a 10 vdd ) p l=0.35u w=3.60u ad=2.63p pd=8.66u as=0.38p ps=3.81u
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
m7 ( vss a nq vss ) n l=0.35u w=1.40u ad=1.02p pd=4.26u as=0.53p ps=2.16u
m8 ( vss vss nq vss ) n l=0.35u w=1.40u ad=0.53p pd=2.16u as=0.53p ps=2.16u
m9 ( vss vss nq vss ) n l=0.35u w=1.40u ad=0.53p pd=2.16u as=1.02p ps=4.26u
c1 ( 9 nq ) capacitor c=3.7995e-17
c2 ( vdd vss ) capacitor c=1.3996057e-15
c3 ( nq vss ) capacitor c=3.1546797e-15
c4 ( nq vdd ) capacitor c=5.5551875e-16
c5 ( a vss ) capacitor c=1.2907233e-15
c6 ( a vdd ) capacitor c=2.1779808e-15
c7 ( 10 nq ) capacitor c=2.0115e-17
c8 ( a nq ) capacitor c=5.233362e-16
ends

// Begin top-level circuit definition
xno31 ( 1 90 ) no3
xno32 ( 2 1 ) no3
xno33 ( 3 2 ) no3
xno34 ( 4 3 ) no3
xno35 ( 5 4 ) no3
xno36 ( 6 5 ) no3
xno37 ( 7 6 ) no3
xno38 ( 8 7 ) no3
xno39 ( 9 8 ) no3
xno310 ( 10 9 ) no3
xno311 ( 11 10 ) no3
xno312 ( 12 11 ) no3
xno313 ( 13 12 ) no3
xno314 ( 14 13 ) no3
xno315 ( 15 14 ) no3
xno316 ( 16 15 ) no3
xno317 ( 90 16 ) no3

// Next couple of lines sets variables for vdd and vss.
parameters vdd_S1=3.3
parameters vss_S1=0.0
vdd_I1 ( vdd gnd ) vsource dc=vdd_S1
vss_I1 ( vss gnd ) vsource dc=vss_S1

// Next line initializes nodes within ring
ic 2=0 4=0 6=0 8=0 10=0

include "q35d4h5.modsp" section=tt

// Analysis
tempOption options temp=25
typ_tran tran step=0.010n stop=35n

alter_ss altergroup {
include "q35d4h5.modsp" section=ss
parameters vdd_S1=3.0
}

alterTempTo100 alter param=temp value=100
ss_tran tran step=0.010n stop=35n

alter_ff altergroup {
include "q35d4h5.modsp" section=ff
parameters vdd_S1=3.3
}

alterTempTo0 alter param=temp value=0
ff_tran tran step=0.010n stop=35n
```

Opamp Circuit (opamp.cir)

This example uses Spectre's SPICE syntax.

```
.subckt opamp 1 2 6 8 9
m1 4 2 3 3 nch w=43u l=10u ad=0.3n as=0.3n pd=50u ps=50u
m2 5 1 3 3 nch w=43u l=10u ad=0.3n as=0.3n pd=50u ps=50u
m3 4 4 8 8 pch w=10u l=10u ad=0.3n as=0.3n pd=20u ps=20u
m4 5 4 8 8 pch w=10u l=10u ad=0.3n as=0.3n pd=20u ps=20u
m5 3 7 9 9 nch w=38u l=10u ad=0.3n as=0.3n pd=40u ps=40u
m6 6 5 8 8 pch w=344u l=10u ad=1.3n as=1.3n pd=350u ps=350u
m7 6 7 9 9 nch w=652u l=10u ad=2.3n as=2.3n pd=660u ps=660u
m8 7 7 9 9 nch w=38u l=10u ad=0.3n as=0.3n pd=40u ps=40u
cc 5 6 4.4p
ibias 8 7 8.8u
.ends opamp
```

Opamp Circuit 2 (opamp1.cir)

This example uses Spectre's SPICE syntax.

```
.subckt opamp 1 2 6 8 9
m1 4 2 3 3 nch w=20u l=0.5u ad=0.3n as=0.3n pd=50u ps=50u
m2 5 1 3 3 nch w=20u l=0.5u ad=0.3n as=0.3n pd=50u ps=50u
m3 4 4 8 8 pch w=20u l=0.5u ad=0.3n as=0.3n pd=20u ps=20u
m4 5 4 8 8 pch w=20u l=0.5u ad=0.3n as=0.3n pd=20u ps=20u
m5 3 7 9 9 nch w=20u l=0.5u ad=0.3n as=0.3n pd=40u ps=40u
m6 6 5 8 8 pch w=20u l=0.5u ad=1.3n as=1.3n pd=350u ps=350u
m7 6 7 9 9 nch w=20u l=0.5u ad=2.3n as=2.3n pd=660u ps=660u
m8 7 7 9 9 nch w=20u l=0.5u ad=0.3n as=0.3n pd=40u ps=40u
cc 5 6 4.4p
ibias 8 7 8.8u
.ends opamp
```

Original Open-Loop Opamp (openloop.sp)

```
* Allen & Holmberg, p. 438 - Original Open Loop OpAmp Configuration
vinp 1 0 dc 0 ac 1.0
vdd 4 0 dc 5.0
vss 0 5 dc 5.0
vinm 2 0 dc 0
cl 3 0 20p
x1 1 2 3 4 5 opamp
** Bring in opamp subcircuit
include "opamp.cir"
** Bring in models here
.model nch bsim3v3
.model pch bsim3v3 type=p
.op
simulator lang = spectre
tf (3 0) xf save=lv1pub nestlvl=1 start=1 stop=1K dec=20
simulator lang = spice
.dc vinp -0.005 0.005 100u
.print dc v(3)
```

```
.ac dec 10 1 10MEG
.print ac vdb(3) vp(3)
.end
```

Modified Open-Loop Opamp (openloop1.sp)

```
* Allen & Holmberg, p. 438 - Modified Open Loop OpAmp Configuration
vinp 1 0 dc 0 ac 1.0
vdd 4 0 dc 5.0
vss 0 5 dc 5.0
vinm 2 0 dc 0
cl 3 0 20p
x1 1 2 3 4 5 opamp
** Bring in opamp subcircuit
include "opamp1.cir"
** Bring in models here
.model nch bsim3v3
.model pch bsim3v3 type=p
.op
simulator lang = spectre
tf (3 0) xf save=lvlpub nestlvl=1 start=1 stop=1K dec=20
simulator lang = spice
.dc vinp -0.10 0.10 10u
.print dc v(3)
.ac dec 10 1 10MEG
.print ac vdb(3) vp(3)
.end
```

Example Model Directory (q35d4h5.modsp)

```
//example model directory
simulator lang = spectre

library mosmodels
section tt
model n bsim3v3 tox=1.194e-08
model p bsim3v3 type=p tox=7.4e-09
endsection

section ss
model n bsim3v3 tox=1.242e-08
model p bsim3v3 type=p tox=7.724e-09
endsection

section ff
model n bsim3v3 tox=1.1544e-08
model p bsim3v3 type=p tox=7.148e-09
endsection
endlibrary
```

Using Compiled-Model Interface

The Virtuoso® Spectre® circuit simulator supports dynamic loading of device models. This feature allows you to dynamically load device primitives (stored in shared objects) at run time. This is useful for developing and distributing models.

Installing Compiled-Model Interface (CMI)

CMI is now shipped with Spectre. The installation is done as a manual step after the Spectre product installation.

To install CMI, run the `cmiExtract` script located in the following directory:

`your_install_dir/tools.<platform>/spectre/bin`

You must have a valid Spectre CMI license to run this script. You are prompted to specify a directory in which the CMI hierarchy is to be installed, with the default being

`your_install_dir/tools.<platform>/.`

Once the extraction script is complete, the CMI hierarchy can be found in the directory `spectrecmi` in the specified location. The README files are in the `spectrecmi` directory and the CMI manual, `cmiprint.pdf`, is in `spectrecmi/doc/`. See the CMI manual, Compiled-Model Interface Reference for information on how to proceed.

Configuration File

The Spectre circuit simulator can be configured to load a specific set of shared objects based on the content of a set of configuration files. The default CMI configuration file is shown below.

```
; The default search path is
; your_install_dir/tools.<platform>/spectre/lib/cmi/%M
; This file is automatically generated.
; Any changes made to it will not be saved.

load libinfineon_sh.so
load libphilips_sh.so
load libphilips_o_sh.so
```

```
load libsparam_sh.so
load libstmodels.so
```

The CMI file allows legal UNIX file paths and Spectre predefined percent codes. For more information on predefined percent codes, see [Description of Spectre Predefined Percent Codes](#) on page 559.

Configuration File Format

The following commands can be used in the configuration file:

Command	Action
setpath	Specifies the search path.
prepend	Adds a path before the current search path.
append	Adds a path after the current search path.
load	Adds a shared object to the list of shared objects to load.
unload	Removes a shared object from the list of shared objects to load.

The following examples show the syntax for these commands.

To specify a search path:

```
setpath path [path2 ...path N]
```

Example 1:

```
setpath $HOME/cds/15.1/tools.%O/spectre/lib/%B/cmi/%M
```

Example 2:

```
setpath ($HOME/myLib/cmi/%M $HOME/cds/15.1/tools.%O/spectre/lib/%B/cmi/%M)
```

where %O is expanded to the platform name and %B is expanded to 64bit for the 64-bit version of the software and nothing for 32-bit.

To prepend a path:

```
prepend path [path 2 ... path N]
```

Example 1:

```
prepend $HOME/myLib/cmi/%M
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Example 2:

```
prepend ($HOME/myLib/cmi/%M $HOME/cds/15.1/tools.%O/spectre/lib/%B/cmi/%M)
```

To append a path:

```
append path [path2 ... path N]
```

Example 1:

```
append $HOME/myLib/cmi/%M
```

Example 2:

```
append ($HOME/myLib/cmi/%M $HOME/expLib/cmi/%M)
```

The default search path is the path to the directory that contains Spectre shared objects:
`$CDS_ROOT/tools.<platform>/spectre/lib/cmi/CMIVersion.`

To load a shared object:

```
load [path/] soname.ext
```

Example 1:

```
load libnortel.so
```

Example 2:

```
load $HOME/myLib/cmi/%M/libmydevice.so
```

To unload a shared object:

```
unload [path/] soname.ext.version
```

Example 1:

```
unload libsiemens.so.1
```

Example 2:

```
unload $HOME/myLib/cmi/%M/libmydevice.so
```

The name of the shared object file includes an extension and can also have a version number. The path to the shared object is optional. If you do not specify the path, the Spectre simulator uses the search path from the current configuration file.


A line that begins with a semicolon is a comment and is ignored. Empty lines are allowed and are ignored.

Precedence for the CMI Configuration File

The Spectre simulator reads configuration files in the following order:

- The default Cadence CMI configuration file
- The configuration file specified by the value of the `$CMI_CONFIG` environment variable
- The file `$HOME/.cmiconfig`, if it exists
- The CMI configuration file specified in the `-cmiconfig` argument

Each configuration file modifies the previous configuration.



Configuration File Example

This section contains examples that show how configuration files can be used to customize the list of shared objects that the Spectre circuit simulator loads at run time. The default configuration file includes `libinfineon_sh.so`, `libstmodels_sh.so`, `libphilips_sh.so`, `libphilips_o_sh.so`, and `libsparam_sh.so`.

If you need only the ST models, you can create a configuration file called `site_cmi_config` that loads only `libstmodels.so` by unloading the other three shared objects:

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
;default search path is $CDS_ROOT/tools/spectre/lib/cmi/%M
;only libstmodels for this site
;this file is called site_cmi_config
unload libinfineon_sh.so
unload libphilips_sh.so
unload libphilips_o_sh.so
unload libsparm_sh.so
```

When the environment variable `$CMI_CONFIG` is set to `site_cmi_config`, only `libstmodels.so` is loaded.

A model developer can create a file `$HOME/myLib/libmybjt.so` consisting of the BJT model under development. To check the results of the BJT under development in `libmybjt.so` with the BJT503 models in `libphilips_sh.so`, the developer can create a CMI configuration file in the home directory as follows:

```
;this is $HOME/.cmiconfig file
;I want to include libphilips.so released by Cadence so that
;I can check my BJT with BJT503.
load libphilips_sh.so
;I also want to include my BJT model from libmybjt.so
append $HOME/myLib
load libmybjt.so
```

CMI Versioning

The version format for CMI is *major.minor*. The value of *major* is increased when there are major changes that require CMI developers to recompile their components.

Type `spectre -cmiversion` to display the current CMI version.

The Spectre circuit simulator checks for CMI version compatibility for each shared object as well as for each primitive. This ensures that

- A shared object is compiled with the latest version of CMI
- The source code for each device primitive is up to date

Note: A primitive can be installed only once. Different versions of the same primitive cannot be used.

Checking the CMI Shared Library

Spectre provides a utility `cmicheck` that enables you to check your CMI libraries before using them. The `cmicheck` utility is located in the `<your_install_directory>/bin` directory and can be used as follows:

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
% spectre +cmicheck[=summary] -cmiconfig <path>
```

or

```
% spectre +cmicheck=all -cmiconfig <path>
```

`spectre +cmicheck=summary` displays the following output on your screen:

- Number of CMI shared libraries
- Shared library
- Timestamp
- Platform
- CMI Version
- Defined Primitives

In addition to the above information, `spectre +cmicheck=all`, displays information related to each primitive including model and instance parameters.

Netlist Compiled Functions (NCF)

The Spectre circuit simulator now allows a netlist expression to call functions that are loaded from a Dynamic Link Library (DLL). With this functionality, you can create your own functions in C or C++, for example, taking advantage of the features of these languages and overcoming the restrictions of the netlist user-defined function.

Loading a Plug-in

A plug-in can be loaded using either the `-plugin` command-line option or the `CDS_MMSIM_PLUGINS` environment variable. Both approaches allow the use of embedded environment variables, `%` modifiers and tilde expansion. A list of plug-ins can be provided using `CDS_MMSIM_PLUGINS`. Elements of the list are separated by whitespace or semicolons.

```
% spectre -plugin ~/plugins/%O/libmyplugin_sh.so mytest.scs +log %C:r.out
```

or

```
% setenv CDS_MMSIM_PLUGINS "~/plugins/%O/libmyplugin_sh.so"
```

```
% spectre mytest.scs +log %C:r.out
```

Commonly used `%` modifiers are

- `%I`: MMSIM installation hierarchy
- `%O`: Platform specified, equivalent to the result of `cds_plat`
- `%B`: A 32-bit executable replaces this with an empty string. A 64-bit executable expands this to the string `64bit`.

Using a NCF in a Spectre Netlist

A NCF is called in a Spectre netlist just like any built-in mathematical function or user-defined function is called. There is no special syntax required to use a NCF once its plug-in has been

successfully loaded by Spectre. In the following example, `safe_sqrt(x)` is a simple NCF that evaluates the following code

```
if (x < 0.0)
    return 0.0;
else
    return sqrt( x );
```

In the Spectre netlist, this is called as follows

```
parameters w=1u y=safe_sqrt( w )
```

It could also be called on any instance or model parameter expression. There are some restrictions on the use of NCF functions.

- A NCF cannot be used in a behavioral source if an argument to the NCF is non-constant, i.e. a reference to a node voltage, device current, etc.

```
r1 1 0 resistor r=add( 1.0, 2.0 )*1k          // Used correctly
b1 1 0 bsource i=v(1)/(add( 1.0, 2.0 )*1k) // Used correctly
b1 1 0 bsource i=add( v(1), 0 )/1k           // Error, cannot compute d(i)/d(v(1))
```

- A NCF cannot be used in a post-processing statement, such as a `save`, `.PRINT`, `.PROBE` or `.MEASURE`.

Creating a Plug-in

You must include the `ncf.h` file to provide declarations of all functions and variables used in the plug-in.

The plug-in must contain the `ncfinstall` function, which must include a call to the `ncfSetDefaultVersion` version. This function informs the application the version of the NCF interface that the following NCF functions support. If the call to this function fails, the application prints an error message, and ignores all subsequent NCF calls from this plug-in.

A sample plug-in is given below.

```
#include <math.h>
#include "plugins/ncf.h"

double
foo( ncfHandle_t handle, int argc, double argv[] )
{
    /* return result; */
}

void
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
ncfInstall( void )
{
    ncfHandle_t func = 0L;
    if (ncfSetDefaultVersion( NCF_VERSION_1 ) == ncfFalse )
        return;

    /* Create and register the function "foo" */
    func = ncfCreateFunction( "foo" );
    ncfRegisterFunction( func );
}
```

Assuming that *MMSIM_INSTALL* is the root of the MMSIM installation, the path to the *ncf.h* file is

```
${MMSIM_INSTALL}/tools/mmsim/include/plugins
```

When adding this path to the compile line using the *-I* option, you can add the path to the *mmsim/include* directory, rather the path to the plug-ins directory, as follows:

```
% gcc -fPIC -I${MMSIM_INSTALL}/tools/mmsim/include -o myplugin.o -c myplugin.c
```

No Cadence libraries need to be linked to the final plug-in DLL, however it is normally necessary to link in the math library. To create the plug-in, all object files should be compiled with the appropriate PIC option and then linked together into the DLL. The following example uses *gcc* to create the shared library.

```
% gcc -shared -o libmyplugin_sh.so myplugin.o -lm
% cp libmyplugin_sh.so ~/plugins/`cds_plat`
```

Installing a NCF

To create a NCF, you must first call the function *ncfCreateFunction*. The only argument is the name of the NCF as it will be called from the netlist. The return value is a handle to the NCF object, a *ncfHandle_t*. If the call to *ncfCreateFunction* fails, a value of *0L* is returned. You must then register the NCF with the application by calling *ncfRegisterFunction*. The only argument passed to this function is the previously created handle.

```
ncfHandle_t func = ncfCreateFunction( "foo" );
ncfRegisterFunction( func );
```

In the above example, the NCF *foo* is created and registered with the application. By default the NCF has the following attributes.

- It takes one scalar real argument which has pass-by-value semantics.

- Its return value is a real scalar.
- The name of the function as called from the netlist is `foo`.
- Since the developer has not provided a compiled function, the application searches the plug-in for an exported symbol with the name `foo`, and assumes that symbol is the function to be executed when the NCF is called.

Modifying the Default Behavior of a NCF

While the default behavior of the NCF can be sufficient, this may not be the case. For example, the NCF may take more than one argument, the name of the compiled function is different than the name of the NCF, or the compiled function is not exported from the plug-in. The following functions can be used to modify the default behavior of the NCF.

`ncfSetNumArgs(ncfHandle_t, int, int)`

This function takes three arguments. The first is a handle to the NCF being modified. The next two are the minimum and maximum number of arguments, respectively.

```
ncfSetNumArgs( func, 2, 2 );  
ncfSetNumArgs( func, 2, 10 );
```

In the first example above, the NCF `func` accepts two arguments. If the call to this NCF from the netlist has a different number of arguments, the parser will error out immediately. In the second example, the NCF can have any number of arguments from a minimum of two to a maximum of ten.

`ncfSetDLLFunctionV1(ncfHandle_t, ncfFunctionV1Ptr_t)`

If the you do not specify a compiled function for a particular NCF, the application searches the plug-in for a function with the same name as the NCF. If such a symbol does not exist or it exists but does not have global scope (in C this would indicate that it has static linkage), then an error message is printed and the application exits.

The function `ncfSetDLLFunctionV1` can be used to specify the compiled function to be called when an NCF is evaluated. The `V1` suffix indicates that the function conforms to the `NCF_VERSION_1` interface. The first argument is a handle to the NCF being modified. The second argument is a pointer to the actual compiled function. For the `NCF_VERSION_1` interface, the compiled function takes three arguments. The first is a handle to the function registered NCF, the second is the number of arguments in the netlist call, and the third is an

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

array of double values. Each value corresponds to a value from the netlist call. The signature of the compiled function is

```
double ( *ncfFunctionV1Ptr_t )( ncfHandle_t handle, int argc, double argv[] );
```

A simple example of the use of `ncfSetDLLFunctionV1` is as follows

```
#include <math.h>
#include "plugins/ncf.h"

/* A simple function to add two arguments. */
static
double add( ncfHandle_t handle, int argc, double argv[] )
{
    return argv[0] + argv[1];
}

void
ncfInstall( void )
{
    ncfHandle_t func = 0L;
    if (ncfSetDefaultVersion( NCF_VERSION_1 ) == ncfFalse)
        return;

    func = ncfCreateFunction( "add" );
    ncfSetNumArgs( func, 2, 2 );

    /* The call to ncfSetDLLFunctionV1 is required since 'add'
     * is defined above to have static linkage, hence it cannot be
     * seen by the application loading the plugin. */
    ncfSetDLLFunctionV1( func, &add );

    ncfRegisterFunction( func );

    return;
}
```

Attaching Arbitrary Data to a NCF

You may wish to attach extra data to a NCF. This data can be attached during the creation of the NCF and then retrieved during function evaluation, using the provided `ncfHandle_t` argument. This feature is normally used to allow multiple NCFs to share a common for implementation or to provide a interposer type functionality.

```
ncfSetData( ncfHandle_t, ncfData_t )
ncfData_t ncfGetData( ncfHandle_t )
```

These functions set and get data on a previously created NCF. In the following example, two NCF, `add` and `sub`, are registered with the application, but they share a common compiled function implementation, `add_or_sub`. The compiled function uses the `ncfGetData` function to get the data associated with the supplied `ncfHandle_t`. If the data is `+1`, the supplied arguments are added: if the data is `-1`, the supplied arguments are subtracted. When

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

the NCF's are being created, you use the `ncfSetData` function to set data on each `ncfHandle_t`.

```
#include <math.h>
#include "plugins/ncf.h"

static
double add_or_sub( ncfHandle_t handle, int argc, double argv[] )
{
    ncfData_t data = ncfGetData( handle );
    if (data == +1 )
        return argv[0] + argv[1];
    else if (data == -1)
        return argv[0] - argv[1];
    else
        return 0.0;
}

void
ncfInstall( void )
{
    ncfHandle_t func = 0L;
    if (ncfSetDefaultVersion( NCF_VERSION_1 ) == ncfFalse)
        return;

    func = ncfCreateFunction( "add" );
    ncfSetNumArgs( func, 2, 2 );
    ncfSetDLLFunctionV1( func, &add_or_sub );
    ncfSetData( func, +1 );
    ncfRegisterFunction( func );

    func = ncfCreateFunction( "sub" );
    ncfSetNumArgs( func, 2, 2 );
    ncfSetDLLFunctionV1( func, &add_or_sub );
    ncfSetData( func, -1 );
    ncfRegisterFunction( func );
}
```

Digital Vector File Format

This chapter describes how to perform vector checks and apply stimuli according to digital vectors using the Spectre circuit simulator. To process digital vector file formats, the following statement needs to be specified in the netlist file:

Spectre Syntax

```
vec_include "vector_filename" [HLCheck=0|1] [autostop=yes|no]
           [insensitive=yes|no]
```

SPICE Syntax

```
.vec "vector_filename" [HLCheck=0|1] [autostop=true|false] [insensitive=yes|no]
```

Note: A period (.) is required when using SPICE language syntax (for example, .vec).

Description

HLCheck is a special flag that you need to set to generate the vector output check for H and L states of input signals. Bidirectional and output signals always check H and L states and are unaffected by the HLCheck flag. Normally, you do not need to use the HLCheck flag unless it is necessary to check if input signals are shorted in the netlist file. The output resistance of H and L states for input signals can be specified by the hlz statement.

Each vec card can specify only one vector file. If a netlist file needs to include multiple vector files, multiple vec cards can be used. For example, if a netlist file needs to include three vector files, then it needs to use three vec cards.

Spectre Syntax:

```
Card 1: vec_include "file1.vec"
Card 2: vec_include "file2.vec"
Card 3: vec_include "file3.vec"
```

SPICE Syntax:

```
Card 1: .vec "file1.vec"
Card 2: .vec "file2.vec"
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Card 3: .vec "file3.vec"

Arguments

<code>vector_filename</code>	The filename of the digital vector file
<code>HLCheck = 0 1</code>	Special flag which turns on checking for the H and L states for input signals (default = 0)
<code>autostop=yes no</code>	<ul style="list-style-type: none">■ no tells the Spectre to use the end time from the <code>.tran</code> or <code>tran</code> statement (default).■ yes tells Spectre to use the last specified time point in the vector file as the end time. If multiple <code>.vec</code> files are specified, and <code>autostop=true</code> is in one or all <code>.vec</code> statements, the simulator takes the longest time point available in the <code>.vec</code> files and uses it as the end time. <p>Note: The <code>autostop</code> argument can also be used when loading <code>.vcd</code> and <code>.evcd</code> files.</p>
<code>insensitive=yes no</code>	Specifies whether the vector file content is considered case sensitive or insensitive. The default value is <code>yes</code> . For example, if you are in Spectre mode and a vector file is case sensitive, then use <code>insensitive=no</code> .

Example

Spectre Syntax:

```
vec_include "vec1.vec" autostop=yes
```

SPICE Syntax:

```
.vec "vec1.vec" autostop=yes
```

tells Spectre to replace the end time with the time from the `vec1.vec` file (that is, the time from the `vec1.vec` file is used as the transient simulation end time).

The digital vector file is described in detail in the following sections:

- [General Definition](#) on page 619
- [Vector Patterns](#) on page 621
- [Signal Characteristics](#) on page 636

- [Tabular Data](#) on page 657
- [Vector Signal States](#) on page 658
- [Example of a Digital Vector File](#) on page 659
- [Frequently Asked Questions](#) on page 660

General Definition

Comment Line

A comment line begins with a semicolon ‘;’.

Continuous Line

A continuous line is indicated by a plus sign ‘+’.

The maximum length of a line is 1024 characters. If a card is longer than 1024 characters, you need to use the continuous line for the card.



Tip

For a long identifier (for example, a 1280-bit vector bus) that cannot fit on a single line, use the back slash \ sign after the last bit. Do not use a space between the last bit and the \ sign. The other way to continue a line is by using a plus sign (+) sign at the beginning of the line. If you use a + sign, the continuous vector is treated as another vector bus.

Signal Mask

A signal mask can be used to specify the effective range of the current statement in a vector file (statement applies to specific signals). Spectre matches the signals according to the signal definition order in the `radix`, `vname`, and `io` statements. For the corresponding signal, a value of 1 indicates the statement is valid and a value of 0 indicates the statement is ignored. Based on the size of the vector specified in the `radix` statement, the signal mask value can range from 0 to 1 for 1bit, 0 to 3 for 2bit, 0 to 7 for 3bit, and 0 to 9 or A to F for 4bit.

Example

```
radix 1 2 2 4
io i i i o
vname EN A[1:0] B[1:0] P[3:0]
tunit ns
trise 1
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
tfall 1
vih 2.5
vil 0.0
vol 0.25
voh 2.25
vih 1.8 1 0 0 0
vih 3.3 0 0 3 0
trise 0.5 0 1 2 0
chk_window -1 5 1 0 0 0 F
```

The above example contains a single bit vector `EN`, and multiple bit vectors `A`, `B`, `P`. The mapping between the vectors and analog signals are as follows:

```
A[1:0] ==> A1 A0
A[[1:0]] ==> A[1] A[0]
```

When you specify a mask value to a 2-bit vector it expands as follows:

```
A[1:0] -> A1 A0
1      -> 0   1
3      -> 1   1
```

For a 4-bit vector:

```
P[3:0] -> P3 P2 P1 P0
1      -> 0  0  0  1
F      -> 1  1  1  1
```

In above example, the global value of `vih` is 2.5V. With masks, `vih` is set to 1.8V for signal `EN`, and 3.3V for `B1` and `B0`. Other signals use the global value of 2.5V.

The `chk_window` statement specifies a window for vector checking. Spectre only checks the signal states within this window. The signal states outside the window are ignored. You can provide a mask to specify which vector and bit to apply. If the mask is not specified, the setting applies to all output vectors. The first parameter is `start_time` and defines the window, which starts at time `vec_time-start_time`. The second parameter is `end_time` and defines the window, which ends at time `vec_time+end_time`. In this example, the `start_time` is negative which means the checking window starts 1ns after vector time.

For more information about the statements used in this example, refer to [“Vector Patterns”](#) on page 621 and [“Signal Characteristics”](#) on page 636.

Vector Patterns

In this section, vector patterns (such as signal sizes, directions, names, and check windows) are defined. Spectre supports the following digital vector pattern statements:

- [radix](#) on page 622
- [io](#) on page 623
- [vname](#) on page 624
- [hier](#) on page 626
- [tunit](#) on page 627
- [chk_ignore](#) on page 628
- [chk_window](#) on page 629
- [enable](#) on page 632
- [period](#) on page 634
- [mask](#) on page 635

radix

```
radix vector1_size1 vector2_size2 ...vector_sizeN
```

Description

Specifies the size (in bits) of the vector. This statement must be located before any other statements, and can only be specified once. Valid vector sizes include 1 (binary), 2, 3 (octal), or 4 (hexadecimal).



Tip

If the `radix` of the vector is larger than 1, the name of this vector specified in `vname` must be indexed as `[msb:lsb]` or `[lsb:msb]`. If the `radix` is 4, the `vname` can use names such as `name[3:0]` and `name[0:3]`.

Examples

The following example

```
radix 2 2 4
```

contains three vectors: Two 2-bit vectors and one 4-bit vector.

Note: The examples presented in the rest of this chapter follow this format.

In the next example

```
radix 2 11 1111
```

also contains three vectors, two 2-bit vectors and one 4-bit vector, but in a different format.

io

`io type1 type2 ...typeN`

Description

The `io` statement defines the type of vector. It can be the `i` (input), `o` (output), or `b` (bidirectional) type. If this statement is specified more than once, the last value is used.

Notes

- Use the `enable` statement to specify the control signal for the bidirectional vector (`b`). If this specified control signal is not found, Spectre issues an error.
- If the control signal of the bidirectional vector is not specified by the `enable` statement, Spectre treats it as an input signal.

Example

```
radix 2 2 4
io i i o
```

The first and second vectors are input vectors, and the third vector is an output vector.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

vname

vname name1 name2 ... nameN

Description

The `vname` statement assigns a name to each vector. For a single bit vector, it can have the following naming format: `Va`, `Va[0:0]`, or `Va[[0:0]]`. For multiple bit vectors, the naming formats include: `Va[2:0]`, `Va[[2:0]]`, `Va[0:2]`, or `Va[[0:2]]`. Each naming format is given a different resulting name. If multiple brackets are used, then the following rule is applied:

- The outer brackets define the bus notation. They are kept as bus delimiter in the signal name.
- The inner brackets define the range of the bus signal. They are not used as part of the signal name.

If the `vname` statement is specified more than once, the last value is used.

Hierarchical signal names are also supported by `vname`. That is, you can apply vector stimuli or perform a vector check on the internal signals of instances. When mapping hierarchical signal names, the default delimiter is a period (.). You can change the value of the delimiter using the `hier_delimiter` option in the analog netlist file (see [Specifying Hierarchical Delimiters](#) on page 309). The `hier` statement can be used to enable or disable this option.

Table D-1 vname Vector Names

Naming Format	Resulting Names
<code>Va[2:0]</code>	<code>Va2</code> , <code>Va1</code> , <code>Va0</code>
<code>Va[[2:0]]</code>	<code>Va[2]</code> , <code>Va[1]</code> , <code>Va[0]</code>
<code>Va[0:2]</code>	<code>Va0</code> , <code>Va1</code> , <code>Va2</code>
<code>Va[[0:2]]</code>	<code>Va[0]</code> , <code>Va[1]</code> , <code>Va[2]</code>
<code>Va<1:0></code>	<code>Va1</code> , <code>Va0</code>
<code>Va <[1:0]></code>	<code>Va<1></code> , <code>Va<0></code>
<code>Va [<1:0>]</code>	<code>Va[1]</code> , <code>Va[0]</code>
<code>Va <<1:0>></code>	<code>Va<1></code> , <code>Va<0></code>
<code>X1.Va[0:2]</code>	Internal signals <code>Va0</code> , <code>Va1</code> , and <code>Va2</code> of instance <code>X1</code>
<code>TOP.X1.Va[[0:2]]</code>	Internal signals <code>Va[0]</code> , <code>Va[1]</code> , and <code>Va[2]</code> of instance <code>TOP.X1</code>



Tip

If the radix of the vector is larger than 1, the name of the vector specified in `vname` must be indexed as `[msb:lsb]` or `[lsb:msb]`. If `radix` is 4, `vname` can use names such as `name[3:0]` and `name[0:3]`.

Examples

In the following example

```
radix 2 2 4
io i i i
vname va[1:0] vb[[1:0]] vc[[0:3]]
```

tells Spectre that the voltage sources in the first vector are named `va1` and `va0`. Voltage sources in the second vector are connected to `vb[1]` and `vb[0]`. The third vector has voltage sources with the names `vc[0]`, `vc[1]`, `vc[2]`, and `vc[3]`.

In the next example

```
radix 2 2 4
io i i o
vname X1.va[1:0] X2.vb[[1:0]] X1.X3.vc<[0:3]>
hier 1
```

tells the simulator the voltage sources in the first vector are mapped to internal signals `va1` and `va0` of instance `X1`. Voltage sources in the second vector are connected to `v[1]` and `vb[0]` of instance `X2`. The third vector defines the output vector check for signals `vc<0>`, `vc<1>`, `vc<2>`, and `vc<3>` of instance `X1.X3`.

hier

```
hier 0|1
```

Description

This option is used to specify whether or not the hierarchical signal name mapping feature is enabled. If `hier` is set to 0, the hierarchical delimiter (for example, signal period or `.`) is considered to be part of the signal name. The default value is 1 (hierarchical signal name mapping enabled). If this statement is specified more than once, the last value is used.

Example

```
radix 2
io i
hier 0
vname X1.va[1:0]
```

tells Spectre to connect the voltage sources with the `X1.va1` and `X1.va0` signals located in the top level of the analog netlist file.

tunit

`tunit time_unit`

Description

Sets the time unit for all time related variables. The time unit can be one of the following: `fs` (femto-second), `ps` (pico-second), `ns` (nano-second), `us` (micro-second), and `ms` (milli-second). The default time unit is 1 ns. If this statement is specified more than once, the last value is used.

Example

```
tunit 1.5ns
```

chk_ignore

```
chk_ignore start_time end_time [mask1 mask2 ... maskN]
```

Description

The `chk_ignore` statement specifies a window for ignoring output vector checks. A mask can be provided to specify which vector and bit to apply. If the mask is not specified, the setting applies to all output vectors. The `start_time` and `end_time` arguments must be specified. To define multiple time windows for ignoring output vector checks, use multiple `chk_ignore` statements.

Arguments

<code>start_time</code>	Defines the start time for the window used to ignore the output vector checks (use <u>tunit</u> to define the <code>start_time</code> units).
<code>end_time</code>	Defines the end time for the window used to ignore the output vector checks (use <u>tunit</u> to define the <code>end_time</code> units). You can use <code>end_time=-1</code> to ignore the entire transient time.

Example

```
tunit 1n
chk_ignore 0 100 0F30          ; 0F30 is a signal mask
chk_ignore 3e+2 500 0F30
chk_ignore 0 -1 F000           ; F000 is a signal mask
```

tells Spectre to ignore the output vector check for signals specified by the mask `0F30` in the time windows 0 ns to 100 ns and 300 ns to 500 ns, and to ignore the entire transient time for the signals specified by the mask `F000`.

chk_window

```
chk_window start_time end_time steady [period=const [first=const] ] [mask1 mask2  
... maskN]
```

Description

The `chk_window` statement specifies a window for vector checking. Spectre only checks the signal states within this window. The signal states outside the window are ignored. You can provide a mask to specify which vector and bit to apply. If the mask is not specified, the setting applies to all output vectors. The checks occur at every time point specified in the vector file or as defined by the `period` and `first` arguments.

Setting the `period` argument activates periodic window checking. If `period` is not defined, the `first` argument is ignored by the simulator.

Notes

- To activate periodic window checking, you need to include the "period=" and "first=" keywords.
- Parameters and expressions are supported for the `start_time`, `end_time`, `period`, and `first` arguments (see [“Examples”](#) on page 630 for more information about parameters and expressions syntax).

Arguments

<code>start_time</code>	Defines the window start time at which the window starts at time <code>vec_time-start_time</code> . If the <code>period</code> argument is defined, <code>vec_time</code> is the first time point defined by the <code>first</code> argument, and the vector checks are repeated according to the value of <code>period</code> . If the <code>period</code> argument is not defined, <code>vec_time</code> is the time point defined in the vector file.
<code>end_time</code>	Defines the window end time at which the window ends at time <code>vec_time+end_time</code> .
<code>steady = 0 1</code>	Can be set to 0 or 1. If set to 0, then the vector check passes as long as the signal has reached the desired state once. If set to 1, then the signal remains in the desired state for the entire window period to pass the vector check.
<code>period</code>	Activates periodic window checking and defines its time period.

`first` Defines the first check point for periodic window checking (only valid when the `period` argument is also defined).


Examples

The following example

```
chk_window 5 5 0
```

tells Spectre to set the steady state to 0, so the waveform passes the vector check (see [Figure D-1](#) on page 630).

Figure D-1 Vector Check with `chk_window` Steady State Set to 0




In the next example

```
chk_window 5 5 1
```

tells Spectre to set the steady state to 1, which means the signal needs to stay at state 1 for the whole window period to pass the vector check, as shown in [Figure D-2](#) on page 630. If the signal is as shown in [Figure D-1](#) on page 630, the vector check fails.

Figure D-2 Vector Check with `chk_window` Steady State Set to 1



In the next example

```
radix 1 1 1 1
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
vname ph1 d q qb
io i i o o
tunit 10ns
chk_window -10 30 1 period=100 first=5 0 0 1 0
```

tells Spectre to activate periodic window check for signal `q`. The vector check points start at 50 ns and repeat every 1 us.

In the next example

```
chk_window -10 30 1 first=5 0 0 1 0
```

tells Spectre to ignore the `first` argument because a valid `period` argument has not been specified.

In the next example

```
tunit 1ns
param myfadd(x,y)='x + y'
param mystartt=1.5 mystopt='(myfadd(mystartt, 50.5) '
chk_window mystartt mystopt 1
```

tells Spectre to set the steady state to 1, the start time for `chk_window` to 1.5 ns, and the end time to 52 n (this example shows the `chk_window` parameters and expressions syntax).

enable

```
enable 'enable_signal_expr' [mask1 mask2 ... maskN]
```

Description

The `enable` statement connects the enable signal, or enable signal expression, to the bidirectional vector. The resulting value 1 (H) enables the output signal. The controlled bidirectional signal is regarded as an input for other values.

You can provide a mask to specify to which vector and bit the enable signal expression applies. If the mask is not specified, the setting applies to all bidirectional vectors. Also, if this statement is specified more than once, the last value is used.

The enable signal can be used in a vector or an analog netlist file. When an enable signal is used in an analog netlist file, it can also be defined as an output signal for a vector check or only used as an enable signal. The `avoh` and `avol` statements can be used to define the logic high and low voltage thresholds for the analog signal.

Note: The enable signal cannot be defined as a bidirectional signal.

Bit-wise logic operators are supported in an enable signal expression: `&` (AND), `|` (OR), `^` (XOR), and `~` (NOT). Additional operators can be created using a combination of the supported operators. The order of processing for the logic operators is NOT > AND > OR, XOR (OR and XOR are processed at the same time). You can use parentheses `()` around the operators to change the processing order.

Note: You need to use single quotation marks `' '` for enable signal expressions.

Examples

The following example

```
radix 1 1 1 1
io i i b o
vname en in bi out
enable en 0 0 1 0
```

tells Spectre to set `en` as the enable signal for `bi`, and when `en` is in 1 (or H) state, `bi` becomes the output signal. When `en` is in 0 (or L, X, U) state, `bi` changes to the input signal. When `en` is in Z state, the `bi` (input and output) signal also changes to Z state.

In the next example

```
radix 1 1 1
```


Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
io i b o
vname en bi out
enable ~en 0 1 0
```

tells Spectre to set `en` as the enable signal for `bi`. Unlike the [first example](#), this enable signal name contains a `~` sign, which reverses the state to control the bidirectional signal. Now when the enable signal is in 1 (or H) state, the `bi` becomes an input signal.

In the next example

```
radix 1 1 1
io b b o
vname bi_1 bi_2 out
enable ana_en1 0 1 0
enable `(ana_en1 | X1.ana_en2) & out' 1 0 0
```

tells Spectre that the `ana_en1` and `X1.ana_en2` enable signals originate in the analog netlist file, and `X1.ana_en2` is a hierarchical signal. Although the `out` signal is used as an enable signal, the simulator still performs a vector check.

period

`period time`

Description

The `period` statement is used to specify the time interval for tabular data, so that the absolute time is not needed.

If `period` is not specified, then the absolute time must be specified in the tabular data. If it is specified more than once, the last value is used.

Example

`period 10.0`

tells Spectre that the signal period is 10 ns and the absolute time points are unnecessary.

mask

```
mask mask_name mask_pattern
mask mask_name name1 name2 ... nameN
```

Description

The mask statement defines the mask name to represent a user-defined mask pattern.

The statement starts with the keyword `mask`, followed by a mask name and the mask pattern. The mask pattern can be specified using either the values or the signal names. If the signal nodes are used to describe the mask pattern, a logic 1 is set to each signal node at the corresponding column location. Any unspecified column defaults to logic 0.

Arguments

<code>mask_name</code>	Defines the name of the user-specified mask
<code>mask_pattern</code>	Defines the bit pattern for the mask
<code>name1 name2, ...</code>	Defines the signal names being part of the pattern

Example

```
signal n1 n2 n3 n4
radix 1111
mask mask1 0101
mask mask2 n1 n2
trise 0.05
trise 0.1 mask1
tfall 0.08
tfall 0.15 mask2
```

In the above example `mask1` is assigned pattern `0101` which enables signals `n2` and `n4`. `mask2` contains signal `n1` and `n2`. `trise=100ps` is assigned to signal `n2` and `n4`, while all other signals use a `trise` of `50ps`. `tfall=150ps` is assigned to signal `n1` and `n2`, while all other signals use `80ps`. The other equivalent way to set `mask2` is `mask mask2 1100`.

Signal Characteristics

In this section, signal characteristics containing various attributes for input or output signals (such as delay, rise or fall time, voltage thresholds for logic low and high, and driving ability) are defined. For most of these statements, the mask can be used to apply the specified characteristics to the corresponding signals. The statements are organized into three groups:

- [Timing](#) on page 637
- [Voltage Threshold](#) on page 644
- [Driving Ability](#) on page 653

Note: In the following examples for time-related statements, the time unit is 1 ns if the statement is not specified with tunit.

Timing

Timing characteristics of input or output signals (such as delay, rise time, and fall time) can be specified using the following statements. The values of these statements can be positive or negative. For the delay timing characteristics, the negative value is used to advance the signals by a specified time. For the rise and fall timing characteristics, the negative value is the same as the positive one.

- [idelay](#) on page 638
- [odelay](#) on page 639
- [tdelay](#) on page 640
- [slope](#) on page 641
- [tfall](#) on page 642
- [trise](#) on page 643

Note: Spectre checks whether the values of the `trise`, `tfall`, and `slope` statements are reasonable (warning message is issued when the defined value is too small or large).

idelay

`idelay time_value [mask1 ... maskN]`

Description

The `idelay` statement specifies the delay time for the corresponding input signal. If a bidirectional signal is specified, this applies only to the input stage of the bidirectional signal. The default value is 0.0, if `idelay` or `tdelay` is not set.

Example

`idelay 5.0`

tells Spectre to delay all input signals by 5 ns, whereas

`idelay -5.0`

tells Spectre to advance all input signals by 5 ns.

odelay

`odelay time_value [mask1 ... maskN]`

Description

The `odelay` statement specifies the time delay for the corresponding output signal. If a bidirectional signal is specified, this applies only to the output stage of the bidirectional signal. The default value is 0.0, if `odelay` or `tdelay` is not set.

Example

`odelay 5`

tells Spectre to delay all output signals by 5 ns, whereas

`odelay -5.0`

tells the simulator to advance all output signals by 5 ns.

tdelay

`tdelay time [mask1 mask2 ... maskN]`

Description

The `tdelay` statement specifies the delay time for corresponding vectors. You can provide a mask to specify which vector and bit to apply. If the mask is not specified, the setting applies to all vectors (input, output, and bidirectional).

If `tdelay` is not specified, the default value is 0.0. If this statement is specified more than once, the last value is used for the active mask. This statement can also overrule the value previously set by the `idelay` or `odelay` statements.

Examples

```
tdelay 5.0
```

tells Spectre to advance all signals by 5 ns.

```
tdelay -5.5 3 0 F
```

tells Spectre to advance all signals, specified with a mask, by 5.5 ns.

slope

```
slope time [mask1 mask2 ... maskN]
```

Description

The `slope` statement sets the input vectors rise and fall time. You can provide a mask to specify which vector and bit to apply. If the mask is not specified, the setting applies to all input vectors.

If this statement is not specified, then the default value of 0.1 ns is used. If this statement is specified more than once, the last value is used for the active mask. This statement can also overrule the value previously set by the `trise` or `tfall` statements.

Examples

```
slope 0.05
```

or

```
vname va[1:0] vb[[1:0]] vc[[0:3]]  
io i i o  
slope .025 1 3 5
```

The least significant bit, `va0`, of the first input vector and the two bits, `vb[1]` and `vb[0]`, of the second input vector have a `trise` and `tfall` of 0.025 ns. The third vector is an output vector (specified in the `io` statement), so it is not affected by the `slope` statement.

tfall

```
tfall time [mask1 mask2 ...maskN]
```

Description

The `tfall` statement specifies the falling time of the input vector. You can provide a mask to specify which vector and bit to apply. If the mask is not specified, the setting applies to all input vectors.

The value from the `slope` statement is used, if `tfall` is not specified. If this statement is specified more than once, the last value is used for the active mask. This statement can also overrule the value previously set by the `slope` statement.

Examples

The following example

```
tfall 0.05
```

tells Spectre that all input vectors have a fall time of 0.05 ns.

In the next example

```
vname va[1:0] vb[[1:0]] vc[[0:3]]
tfall 0.1 0 2 0
```

the most significant bit, `vb[1]`, of the second input vector has a fall time of 0.1 ns. The fall time of `vb[0]` and other input vectors remains the same.

trise

```
trise time [mask1 mask2 ...maskN]
```

Description

The `trise` statement specifies the rise time of the input vector. You can provide a mask to specify which vector and bit to apply. If the mask is not specified, the setting applies to all input vectors.

If `trise` is not specified, the value from the `slope` statement is used. If this statement is specified more than once, the last value is used for the active mask. This statement can also overrule the value previously set by the `slope` statement.

Examples

The following example

```
trise 0.1
```

or

```
trise -0.1
```

tells Spectre that all input vectors have a rise time of 0.1 ns.

In the next example

```
vname va[1:0] vb[[1:0]] vc[[0:3]]  
trise 0.1 0 3 0
```

the two bits of the second input vector has a rise time of 0.1 ns and the `trise` of the other input vector remains the same.

Voltage Threshold

When converting input vectors to stimuli or performing an output vector check, the voltage threshold for logic low and high can be specified using the following statements:

- vih on page 645
- vil on page 646
- voh on page 647
- vol on page 648
- avoh on page 649
- avol on page 650
- vref on page 651
- vth on page 652

vih

`vih voltage [mask1 mask2 ...maskN]`

Description

The `vih` statement specifies the logic high voltage of the input vector. You can provide a mask to specify which vector and bit to apply. If the mask is not specified, the setting applies to all input vectors.

If `vih` is not specified, the default voltage is 3.3. If this statement is specified more than once, the last value is used for the active mask.

Examples

`vih 5.0`

or

`vih 5.5 3 1 0`

vil

`vil voltage [mask1 mask2 ... maskN]`

Description

The `vil` statement specifies the logic low voltage of the input vector. You can provide a mask to specify which vector and bit to apply. If the mask is not specified, the setting applies to all input vectors.

If `vil` is not specified, the default voltage is 0.0. If this statement is specified more than once, the last value is used for the active mask.

Examples

`vil 0.25`

or

`vil 0.5 3 0 0`

voh

voh voltage [mask1 mask2 ... maskN]

Description

The `voh` statement specifies the logic high voltage of the output vector. You can provide a mask to specify which vector and bit to apply. If the mask is not specified, the setting applies to all output vectors.

If `voh` is not specified, the default voltage is 3.3. If this statement is specified more than once, the last value is used for the active mask.

Examples

```
voh 5.0
```

or

```
voh 5.5 0 0 F
```

vol

vol voltage [mask1 mask2 ... maskN]

Description

The `vol` statement specifies the logic low voltage of the output vector. You can provide a mask to specify which vector and bit to apply. If the mask is not specified, the setting applies to all output vectors.

If `vol` is not specified, the default voltage is 0.0. If this statement is specified more than once, the last value is used for the active mask.

Example

```
vol = 0.05  
voh = 1
```

tells Spectre to interpret all output signals with values below 0.05 V as 0, print all signals above 1 V as 1, and all signals between 0.05 V and 1 V are U.

avoh

```
avoh voltage [ signal_name1 signal_name2 ... signal_nameN ]
```

Description

The `avoh` statement specifies the logic high voltage of the signal from the analog netlist file, which is not defined in the `radix`, `vname`, or `io` statements. You can provide signal names to specify the valid scope for `avoh` (wildcards are supported). A period (`.`) can be used as the hierarchical delimiter to specify the hierarchical signal. If a signal name is not used, the setting applies to all analog signals used in the vector file.

Note: A mask cannot be used to specify which vector and bit to apply to the signal (different behavior from other vector format statements).

Example

```
avoh = 1 ana_en* X1.Enable
```

tells Spectre that analog signals `ana_en*` and `X1.Enable` have a logic high voltage of 1.0.

avol

```
avol voltage [ signal_name1 signal_name2 ... signal_nameN ]
```

Description

The `avol` statement specifies the logic low voltage of the signal from the analog netlist file, which is not defined in the `radix`, `vname` or `io` statements. You can provide signal names to specify the valid scope for `avol` (wildcards are supported). A period (`.`) can be used as the hierarchical delimiter to specify the hierarchical signal. If a signal name is not used, the setting applies to all analog signals used in the vector file.

Note: A mask cannot be used to specify which vector and bit to apply to the signal (different behavior from other vector format statements).

Example

```
avol = 0.5 ana_en* X1.Enable
```

tells Spectre that analog signals `ana_en*` and `X1.Enable` have a logic low voltage of 0.5.

vref

```
vref node_name [mask1 mask2 ... maskN]
```

Description

The `vref` statement sets the reference node of the input vector. You can provide a mask to specify which vector and bit to apply. If the mask is not specified, the setting applies to all input vectors.

If `vref` is not specified, the default value is 0 (that is, the ground). If this statement is specified more than once, the last value is used for the active mask.

Examples

The following example

```
vref 0
```

tells Spectre to set the negative node of the vector source to ground.

In the next example

```
vref vss
```

tells the simulator to set the negative node of the vector source to `vss`.

Note: Spectre only supports reference node to ground. References to other nodes causes the simulator to issue error messages.

vth

vth voltage [mask1 mask2 ... maskN]

Description

The `vth` statement sets the threshold voltage of the output vector. You can provide a mask to specify which vector and bit to apply. If the mask is not specified, the setting applies to all output vectors.

If `vth` is not specified, the default value is 1.65. If this statement is specified more than once, the last value is used for the active mask.

Examples

```
vth 2.5
```

or

```
vth 2.7 0 0 8
```

Driving Ability

For input stimuli, the output resistance of vector sources can affect Spectre simulation results. To specify the driving ability of vector sources, use the following statements:

- hlz on page 654
- outz on page 655
- triz on page 656

hlz

`hlz resistance [mask1 mask2 ... maskN]`

Description

The `hlz` statement specifies the output resistance for the corresponding input vector, but unlike `outz`, this output resistance only applies to the H and L states of the vector. This resistance overwrites the resistance for the H and L states set by `outz`.

You can provide a mask to specify which vector and bit to apply. If the mask is not specified, the setting applies to all input vectors.

If `hlz` is not specified, the default value follows `outz`. If `hlz` is set to 0, Spectre uses 0.01 instead. If this statement is specified more than once, the last value is used for the active mask.

Examples

`hlz 1meg`

or

`hlz 4.7k 2 2 0`

outz

`outz resistance [mask1 mask2 ... maskN]`

Description

The `outz` statement specifies the output resistance for the corresponding input vector. You can provide a mask to specify which vector and bit to apply. If the mask is not specified, the setting applies to all input vectors.

If `outz` is not specified, the default value is 0.01. If `outz` is set to 0, the default value is used. If this statement is specified more than once, the last value is used for the active mask.

Examples

`outz 1meg`

or

`outz 5.5meg 2 2 0`

triz

`triz resistance [mask1 mask2 ... maskN]`

Description

The `triz` statement specifies the output impedance when the corresponding input vectors are in tri-state. You can provide a mask to specify which vector and bit to apply. If the mask is not specified, the setting applies to all input vectors.

If `triz` is not specified, the default value is 1,000 Meg. If `triz` is set to 0, Spectre uses 0.01 instead. Also, if this statement is specified more than once, the last value is used for the active mask.

Examples

`triz 2000meg`

or

`triz 550meg 2 2 0`

Tabular Data

This section describes the values of signals at specified times (absolute or period time modes). For periodic signals, it is unnecessary to specify the absolute time at each time point. The `period` statement can be used to specify the signal period.

Absolute Time Mode

The period is not specified.

```
Time1 vector1_value1 vector2_value1 vector3_value1
Time2 vector1_value2 vector2_value2 vector3_value2
...
TimeN vector1_valueN vector2_valueN vector3_valueN
```

Period Time Mode

The period is specified.

```
vector1_value1 vector2_value1 vector3_value1
vector1_value2 vector2_value2 vector3_value2
...
vector1_valueN vector2_valueN vector3_valueN
```

`vector_value` can be 0-9, A-F, Z, X, L, H, or U, and is dependent on how `radix` is set.

Description

Tabular data is used to describe the waveform of voltage sources.

Examples

```
; format: time vector
0 000101010
10 011010101
20 000101010
```

or

```
; format: vector
00101010
11010101
00101010
```

Note: This example assumes the period has been set by `period 10.0`.

or

```
; format: time vector
10 02A
20 315
30 02A
```

Valid Values

The valid values in tabular data depend on the `radix` statement setting.

Table D-2 Tabular Data Valid Values

Value Specified in <code>radix</code> Statement	Valid Value
1	0, 1
2	0-3
3	0-7
4	0-9, A-F

The values specified in the table above are converted into 0 and 1 states by Spectre. The simulator also accepts L, H, Z, X, and U values when `radix=1`.

Vector Signal States

Input

Spectre accepts the following signal states for input vector signals.

Table D-3 Input Vector Signal States

Signal State	Description
0	Drive to ZERO (GND)
1	Drive to ONE (VDD)
Z, z	Floating to high-impedance
X, x	Drive to ZERO (GND)

Table D-3 Input Vector Signal States, *continued*

Signal State	Description
L, l	Resistively drive to ZERO (GND)
H, h	Resistively drive to ONE (VDD)
U, u	Drive to ZERO (GND)

The resistance values of **L** and **H** are set by the **hlz** statement, and the impedance value of **Z** is set by the **triz** statement.

Output

Spectre accepts the following signal states for output vector signals.

Table D-4 Output Vector Signal States

Signal State	Description
0	Expects ZERO
1	Expects ONE
Z, z	Accepts any signal state
X, x	Accepts any signal state
U, u	Accepts any signal state

Example of a Digital Vector File

This is a basic digital vector file that shows how each Spectre statement is used.

```
; radix specifies the number of bit of the vector.
radix 2 2 4
; io defines the vector as an input or output vector.
io    i i o
; vname assigns the name to the vector.
vname A[1:0] B[1:0] P[3:0]
; tunit sets the time unit.
tunit ns
; trise specifies the rise time of each input vector.
trise 1
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

```
; tfall specifies the fall time of each input vector.
tfall 1
; vih specifies the logic high voltage of each input vector.
vih 2.5
; vil specifies the logic low voltage of each input vector
vil 0.0
; voh specifies the logic high voltage of each output vector
voh 2.0
; vol specifies the logic low voltage of each output vector
vol 0.5
0 0 0 x
200 3 3 x
400 1 2 0
600 2 1 9
800 3 1 2
1000 1 3 2
1200 2 2 3
1400 3 2 3
1600 2 3 4
1800 0 0 6
2000 0 0 7
```

Frequently Asked Questions

Can I replace the bidirectional signal with an input and output vector?

Bidirectional signals can be divided into two columns, one for an input vector and the other for an output vector (the enable signal is no longer needed). The same `vname` and signal name is used for the input and output vectors.

For the input stage, the value of the output vector must be `x` or `x` (output vector check is not performed). For the output stage, the value of the input vectors must be `z` or `z` (no stimulus for this signal). For example:

```
radix 1 1 1 1
io i o i o
vname DI DO DQ DQ
tunit ns
0 0 1 0 x
100 1 0 1 x
200 0 1 0 x
```

```
300 0 0 z 1
400 1 1 z 0
500 0 0 z 1
```

How do I verify the input stimuli?

Use `.probe tran v(*) depth=1` to probe the top-level signals and then check the waveform outputs with the Virtuoso Visualization and Analysis or SimVision viewers.

Note: The signal names are case sensitive.

Review the log file to check if the signals defined in the digital vector file match those defined in the analog netlist file.

- When the signal is defined in the vector file, but not in the analog netlist file, a warning message appears stating that the VCD or VEC file is not defined in the netlist file.
- When the input signal is used in the analog netlist file, but does not match the one located in the vector file, check the list of dangling nodes or no DC path to ground in the log file.

How do I verify the vector check?

A `<netlistName>_<tranName>.veclog` file is generated at the location specified by Spectre `option-raw` statement if there are any vector checks. A `<netlistName>_<tranName>.vecerr` file is also generated when errors occur during the vector check. Refer to these two files for detailed information about the vector check. Here, `<netlistName>` is the name of the netlist and `<tranName>` is the name of the transient analysis.

When the signal is defined in the vector file, but not in the analog netlist file, the simulator issues a warning message in the log file that states the signal node is missing from the netlist file.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Verilog Value Change Dump Stimuli

This chapter introduces the Verilog[®] value change dump (VCD) and extended VCD (EVCD) file formats, as used in the Virtuoso[®] Spectre[®] circuit simulator, and provides illustrations to explain the signal information file.

The VCD file (ASCII format) contains information about value changes for selected variables in the circuit design. Spectre supports two types of VCD files:

- **Four-state** – represents variable changes in 0, 1, x (unknown or “not needed”) and z (tri-state) without providing strength information and port direction
- **Extended** – represents variable changes in all states and provides strength information and port direction

For more information about EVCD file format, refer to [“Enhanced VCD Commands”](#) on page 708.

Processing the Value Change Dump File

To process VCD or EVCD files in Spectre, the following statements need to be specified in the netlist file:

Spectre Syntax

```
vcd_include "vcd_filename" "signal_info_filename" [autostop=yes|no]
           [insensitive=yes|no]
```

SPICE Syntax

```
.vcd "vcd_filename" "signal_info_filename" [autostop=yes|no]
     [insensitive=yes|no]
```

or

Spectre Syntax

```
evcd_include "evcd_filename" "signal_info_filename" [autostop=yes|no]
            [insensitive=yes|no]
```

SPICE Syntax

```
.evcd "evcd_filename" "signal_info_filename" [autostop=yes|no]
      [insensitive=yes|no]
```

Note: A period (.) is required when using SPICE language syntax (for example, .vcd or .evcd).

Spectre replaces the end time in the .tran or tran statement with the time specified in the .vcd/.evcd file when autostop=yes (default is no). If no is specified, the simulation time specified in the .tran or tran statement remains unchanged. For more information on autostop, refer to the Transient Analysis (tran) section in the *Spectre Circuit Simulator Reference manual*.

Each vcd or evcd statement can only specify one VCD or EVCD file. If a netlist file needs to include multiple VCD or EVCD files, multiple vcd or evcd statements must be used. For example, if a netlist file contains three VCD files, it needs three vcd statements (use the same netlist file format for EVCD files).

Spectre Syntax:

```
Statement 1: vcd_include "file1.vcd" "file1.signal"
Statement 2: vcd_include "file2.vcd" "file2.signal"
Statement 3: vcd_include "file3.vcd" "file3.signal"
```

SPICE Syntax:

```
Statement 1: .vcd "file1.vcd" "file1.signal"
Statement 2: .vcd "file2.vcd" "file2.signal"
Statement 3: .vcd "file3.vcd" "file3.signal"
```

Note: A netlist file can include multiple VEC, VCD, and ECVD files.

VCD and EVCD formats are widely used in digital circuit design and contain different kinds of information for transistor level simulation. You need to provide signal information, such as timing characteristics, voltage threshold, and driving ability of input signals for each VCD or EVCD file. Since VCD and EVCD formats are compatible, Spectre can share the same signal information file.

Spectre handles the VCD and EVCD file content as case sensitive. Additional case sensitivity can be set using the insensitive option.

VCD Commands

- [VCD File Format](#) on page 665
- [Definition Commands](#) on page 666

- [Data Commands](#) on page 676

VCD File Format

Continuous Line

The continuous line symbol is the back slash (\) sign and is rarely used in the VCD file. The beginning of a card is indicated by the `$command` keyword (for example, `.$var`), and ends with the `$end` keyword. If an identifier is longer than 1024 characters, and does not fit into a single line, the \ sign must be used to continue the line.

\$comment

```
$comment comments $end
```

Description

Comments need to be enclosed within the `$comment` and `$end` commands.

Example

```
$comment  
This is a test line.  
$end
```

Definition Commands

In the definition section, the VCD command keywords used to indicate the start of a card begin with a dollar (\$) sign. VCD definition commands include: `$comment`, `$date`, `$enddefinitions`, `$scope`, `$timescale`, `$upscope`, `$var`, and `$version`. The end of a card is marked with an `$end` keyword. Multiple lines can be placed between the `$command` and `$end` commands.

Spectre supports the following VCD definition section commands:

- [\\$date](#) on page 667
- [\\$enddefinitions](#) on page 668
- [\\$scope](#) on page 669
- [\\$timescale](#) on page 670
- [\\$upscope](#) on page 672
- [\\$var](#) on page 673
- [\\$version](#) on page 675

\$date

```
$date date $end
```

Description

The `$date` command is used to specify the date of the VCD file created. Spectre accepts this command card, but does not process it.

Example

```
$date May 7, 2001 $end
```

\$enddefinitions

`$enddefinitions $end`

Description

The `$enddefinitions` command indicates where the definition section of the VCD file ends. This command card tells Spectre to treat the rest of the VCD file as the data section. If this command card is missing, Spectre parses the data section incorrectly and issues an error message.

Example

`$enddefinitions $end`

\$scope

```
$scope [scope_type] [scope_name] $end
```

Description

The `$scope` command card switches from the current circuit level to a lower circuit level in the design hierarchy.

Example

```
$scope module module1 $end
```

It is important to note:

- Spectre ignores `scope_type`, but the command must still be specified to maintain consistency with standard VCD format.
- A matching `$upscope` card must be specified in the VCD file definition section to switch the scope back to the current scope.

\$timescale

```
$timescale [number] [time_unit_prefix] $end
```

Description

The `$timescale` command is used to specify the time scale. This time scale applies to all time values in the VCD file, and to its signal information file. The default time is 1 ns.

Arguments

number

A positive double number

time_unit_prefix

The unit prefix. The following unit prefix symbols can be applied to any numerical quantities:

- $a = A = 1.0\text{e-}18$
- $F = f = 1.0\text{e-}15$
- $G = g = 1.0\text{e}9$
- $K = k = 1.0\text{e}3$
- $M = m = 1.0\text{e-}3$
- $N = n = 1.0\text{e-}9$
- $P = p = 1.0\text{e-}12$
- $T = t = 1.0\text{e}12$
- $U = u = 1.0\text{e-}6$
- $X = x = \text{MEG} = \text{meg} = 1.0\text{e}6$
- $Y = y = 1.0\text{e-}24$
- $Z = z = 1.0\text{e-}21$

Example

```
$timescale 1 ns $end
```

or

```
$timescale 1ns $end
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

produces the same result, telling Spectre to set the time scale to 1 ns.

\$upscope

```
$upscope $end
```

Description

The `$upscope` command card switches from the current circuit level to an upper circuit level in the design hierarchy.

Example

```
$upscope $end
```

Note: This card must be used after the `$scope` card to switch the scope back to the top scope.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

\$var

```
$var [var_type] [size] [identifier] [reference] $end
```

or

```
$var [var_type] [size] [identifier] [reference] [index_range] $end
```

Description

The `$var` command defines the bus to be dumped into the data section.

Arguments

<i>var_type</i>	The bus type (Spectre ignores this information)
<i>size</i>	Number of bits in this bus specified as a decimal number
<i>identifier</i>	The identifier used in the data section; it can be a or a combination of printable ASCII characters
<i>reference</i>	The name of the bus
<i>index_range</i>	The index range of the bus in the following formats: <ul style="list-style-type: none">■ [MSI:LSI]■ [LSI:MSI]■ [index] if the size is 1 Note: MSI, LSI, and index must be an integer

Note: If the size is larger than 1, and the *index_range* is not specified, Spectre assigns an *index_range* of [size-1:0].

The name of the bit is a combination of the reference and the index.

Examples

In the following example

```
$var reg 4 % regA [0:3] $end
```

the names of the four bits in bus `regA` are `regA[0]`, `regA[1]`, `regA[2]`, and `regA[3]`. The netlist file referencing these VCD sources must match these names.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

In the next example

```
$var reg 1 & b [0] $end
```

the name of the bit is `b[0]`. The card defined a bit, not a bus, as a size of 1.

In the next example

```
$var reg 1 & c $end
```

the name of the bit is `c`.

In the next example

```
$var reg 4 % regA $end
```

the names of the four bits in bus `regA` are `regA[3]`, `regA[2]`, `regA[1]`, and `regA[0]`. The netlist file referencing these VCD sources must match the names.

\$version

```
$version version $end
```

Description

The `$version` command is used to specify the version of the VCD file created. Spectre accepts this command card, but does not process it.

Example

```
$version spectre B2001.2.10 $end
```

Data Commands

In the VCD data section, a time point that starts with a number (#) sign (for example, #100) indicates the beginning of a new card. This card continues until it reads the line before the next card (cards can have multiple lines). It can also contain data values and a command block. A command block begins with one of the following command keywords, `$comment` or `$time_value`, and ends with `$end`.

data

Description

Data is divided into two types that each have their own format:

- Bus data
- Bit data

The bus data is for buses defined by `$var`, with a size greater than one. The bit data applies to the bus defined by `$var`, with a size equal to one. The bus data format is *Bvalue bus_identifier* whereas the bit data format is *value bus_identifier*.

Examples

In the following example

```
b0101 %
```

the bus with identifier `%` (defined by `$var`) has a binary value of 0101.

In the next example

```
1&
```

the one bit bus with identifier `&` (defined by `$var`) has a binary value of 1.

The valid characters for specifying the value are: 0, 1, x, X, z, and Z. Of these characters, x and X are treated as 0 for the input signal, and do not need a vector check for the output signal. The z and Z characters are treated as floating to high-impedance for the input signal, and do not need a vector check for the output signal.

time_value

```
#time_value
```

Description

Each time value (point) is the beginning of a card in the data section.

Example

#100

Time value is equal to 100 time units (time unit is defined by \$timescale).

Signal Information File

Note: The information in this section is applicable to both VCD and EVCD formats.

The signal directions are specified in the signal information file. To input signals, Spectre applies stimuli to the simulation. The values of the output signals are used to perform a vector check against the simulation results, and vector errors are generated if mismatches occur. The enable signals are required to control the bi-directional signal behavior as input or output signals. All other signals in the VCD or EVCD file, not specified in the signal information file, are ignored by the simulator (warning messages are issued for these signals, based on the scopes specified in the signal information file).

The time scale of the time related cards in the signal information file are controlled by the `$timescale` card in the VCD file. For example, if `$timescale` is set to 1 ns and `.tdelay` to 2, a delay of (2 * 1ns) occurs.

The signal name in the signal information file can be specified by using the bus name or a wildcard. The signal name specified in the VCD file is in bus/bit format. [Table E-1](#) on page 678 provides examples.

Table E-1 Signal Name in VCD File Corresponds to Signal Information File

VCD File	Signal Information File
P[0] ... P[15]	P[0:15]
P[0] ... P[15]	P[*]
Q[63:32] Q[31:0]	Q[63:0]

The example in [Table E-2](#) on page 678 shows an incorrect naming format.

Table E-2 Incorrect Naming Format in Signal Information File

VCD File	Signal Information File
A[0:15]	A[0:7] A[8:15]

Note: By default, Spectre creates flat mapping between the VCD and analog netlist files (the `.hier` statement can be used to switch to hierarchical name mapping to precisely match signals).

Signal Information File Format

Comment Line

A comment line begins with asterisk (*) or dollar (\$) signs.

Continuous Line

A continuous line is indicated by a plus (+) sign.

The maximum length of a line is 1024 characters. If a card is longer than 1024 characters, you need to use the continuous line for the card.

To process VCD and EVCD formats, the following signal characteristics need to be defined in the signal information file:

- Signal Matches on page 680
- Signal Timing on page 692
- Voltage Threshold on page 698
- Driving Ability on page 703

Signal Matches

In this section, the following statements define the signal matches between the VCD and analog netlist files, signal directions, and output vector check.

- [.alias](#) on page 681
- [.scope](#) on page 683
- [.in](#) on page 684
- [.out](#) on page 685
- [.bi](#) on page 686
- [.chk_ignore](#) on page 688
- [.chkwindow](#) on page 689

.alias

```
.alias target_busname alias_name
```

Description

The `.alias` statement is used to modify the name of the signal bus in the VCD/EVCD file to match the signal name in the netlist file.

By default, Spectre maps the bus delimiter from "`*[*]`" in VCD file to "`*<*>`" in the analog netlist. For example, the default setting is as follows:

```
.alias *[*] *<*>
```

Note: For more information on using the `.alias` statement in hierarchical signal name mapping, refer to [“Hierarchical Signal Name Mapping”](#) on page 704.

Examples

The following example

```
.alias *[*] *[*]
```

tells Spectre to keep square brackets as the bus limiter in an analog netlist. This `.alias` statement is required because `*[*]` is mapped to `*<*>` by default (see [Table E-3](#) on page 681).

Table E-3 .alias *[*] [*] Names

Bus Name	Signal Name
a[0:3]	a[0], a[1], a[2], a[3]
vec[3:0]	vec[3], vec[2], vec[1], vec[0]

In the next example

```
.alias sig_*[*] vec_*<*>
```

tells the simulator to change the square brackets to angular brackets (see [Table E-4](#) on page 682).

Table E-4 .alias sig_*[*] vec_*<*> Names

Bus Name	Signal Name
sig_1[0:3]	vec_1<0>, vec_1<1>, vec_1<2>, vec_1<3>
sig_bus1[3:0]	vec_bus1<3>, vec_bus1<2>, ve_bus1c<1>, vec_bus1<0>

In the next example

```
.alias sig_* vec_*
```

tells the simulator to change the prefix of the signal names from sig_ to vec_ (see [Table E-5](#) on page 682).

Table E-5 .alias sig_* vec_* Names

Bus Name	Signal Name
sig_1	vec_1
sig_2	vec_2

.scope

```
.scope scope_name1 [scope_name2 ... scope_nameN]
```

Description

The `.scope` statement specifies the target scope located in the definition section of the VCD file. Only the signals defined in the specified scope are processed. Multiple `.scope` statements in a signal information file are supported.

Arguments

scope_name The name of the scope specified in the VCD file by the `$scope` card.

Note: Each scope name causes Spectre to process the signals located in the specified scope, but not the signals located in its parent or child scopes.

Example

```
.scope module1 module2
```

tells Spectre to process the signal located in scope `module1` and `module2`.

.in

```
.in signal_name1 signal_name2 ... signal_nameN
```

Description

The `.in` statement defines the specified bus as the input bus.

Arguments

name The name of the bus specified in the VCD file

Example

VCD file:

```
$var reg 4 % b [0:3] $end  
$var reg 1 * a $end  
$var reg 1 & c [4] $end  
$var reg 4 % d [0:3] $end
```

Signal information file:

```
.in b[0:3] a c[4] d[*]
```

Defines `b[0:3]`, `a`, `c[4]`, and `d[0:3]` as the input signals.

.out

```
.out signal_name1 signal_name2 ... signal_nameN
```

Description

The `.out` statement defines the specified bus as the output bus.

Arguments

name The name of the bus specified in the VCD file

Example

In the VCD File:

```
$var reg 4 % b [0:3] $end  
$var reg 1 * a $end  
$var reg 1 & c [4] $end  
$var reg 4 % d [0:3] $end
```

In the signal information file

```
.out b[0:3] a c[4] d[*]
```

Defines `b[0:3]`, `a`, `c[4]`, and `d[0:3]` as the output signal.

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

.bi

```
.bi 'enable_signal_expr' signal_name1 signal_name2 ... signal_nameN
```

Description

The `.bi` statement defines the specified bus as the bidirectional bus.

The enable signal can be from a VCD/EVCD or an analog netlist file. When an enable signal is from an analog netlist file, it can also be defined as an output signal for a vector check or only used as an enable signal. If a VCD signal is used as an enable signal, it must be declared an input using the `.in` statement and located in the VCD file. Different from enable statements in the vector file, the logic voltage threshold of an analog enable signal is defined by the `.voh` and `.vol` statements.

Note: The enable signal cannot be defined as a bidirectional signal.

The `.alias` statement can be used to perform name mapping for the enable signal. In hierarchical signal name mapping (`.hier 1`), a hierarchical structure for the analog netlist file is supported for the enable signal. A period (`.`) can be used as the hierarchical delimiter to specify the hierarchical signal, and the hierarchical delimiter can be mapped to other delimiters by the `.alias` statement.

Bit-wise logic operators are supported in an enable signal expression: `&` (AND), `|` (OR), `^` (XOR), and `~` (NOT). Additional operators can be created using a combination of the supported operators. The order of processing for the logic operators is NOT > AND > OR, XOR (OR and XOR are processed at the same time). You can use parentheses (`()`) around the operators to change the processing order.

Arguments

<code>'enable_signal_expr'</code>	The expression for the enable signals. The bidirectional bus switches to output mode only when its value is high.
-----------------------------------	---

Note: You need to use single quotation marks `' '` for enable signal expressions.

<code>signal_name</code>	The name of the bus specified in the VCD/EVCD file.
--------------------------	---

Examples

The following example

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

VCD file:

```
$var reg 4 % b [0:3] $end  
$var reg 1 & en $end
```

Signal information file:

```
.bi en b[0:3]
```

defines `b[0:3]` as the bidirectional signal, which is controlled by the `en` signal. When `en` is high, `b[0:3]` becomes the output signal.

In the next example

VCD file:

```
$var reg 4 * myBi [0:3] $end  
$var reg 1 # en $end
```

Signal information file:

```
bi ~en myBi[0:3]
```

defines `myBi[0:3]` as the bidirectional signal, which is controlled by the `en` signal. The enable signal is appended with a tilde (~) sign, so unlike the first example, the `en` is now high, `myBi[0:3]` becomes the input signal, and vice versa.

In the next example

VCD file:

```
$var reg 4 * myBi_1 [0:3] $end  
$var reg 1 # en $end
```

Signal information file:

```
.hier 1  
.bi 'en & (ana_en1 ^ X1.ana_en2)' myBi_1[0:3]  
.voh 1.5 ana_en* X1.ana_en*  
.vol 0.8 ana_en* X1.ana_en*
```

defines `myBi_1[0:3]` as the bidirectional signal, which is controlled by the expression `'en & (ana_en1 ^ X1.ana_en2)'`. When the value of the expression is high, `myBi_1[0:3]` becomes the input signal, and vice versa. The `.voh` and `.vol` statements define the logic voltage threshold of the two analog enable signals.

.chk_ignore

```
.chk_ignore start_time end_time [signal_name1 ... signal_nameN]
```

Description

The `.chk_ignore` statement specifies a window used to ignore output vector checks for a VCD file. You can provide the signal names in order to apply this statement locally. In addition to hierarchical mapping, the hierarchical structure is also given in the signal names. The `start_time` and `end_time` arguments must be specified. To define multiple time windows for ignoring output vector checks, use multiple `chk_ignore` statements.

Arguments

<code>start_time</code>	Defines the start time for the window used to ignore the output vector checks (use the \$timescale card in the VCD file to set the time scale).
<code>end_time</code>	Defines the end time for the window used to ignore the output vector checks. You can use <code>end_time=-1</code> to ignore the entire transient time (use the \$timescale card in the VCD file to set the time scale).

Example

VCD file:

```
$timescale 1ns $end
```

Signal information file:

```
.hier 1
.chk_ignore 0 100 X1.out1 Top.digital.pout[*]
.chk_ignore 300 500 X1.out1 Top.digital.pout[*]
.chk_ignore 0 -1 out[*]
```

tells Spectre to ignore the output vector check for signals `X1.out1` and `Top.digital.pout[*]` in the time windows 0 ns to 100 ns and 300 ns to 500 ns, and to ignore the entire transient time for the signal `out[*]`.

.chkwindow

```
.chkwindow start_time end_time steady [period=const [first=const] ] [ signal_name1  
... signal_nameN ]
```

Description

The `.chkwindow` statement specifies a window for output vector checking. Spectre only checks the signal states within this window. The signal states outside the window are ignored. The checks occur at every time point specified in the VCD/EVCD file or as defined by the `period` and `first` arguments.

Setting the `period` argument activates periodic window checking. If `period` is not defined, the `first` argument is ignored by the simulator.

Note: To activate periodic window checking, you need to include the "`period=`" and "`first=`" keywords.

Arguments

<code>start_time</code>	Defines the window start time at which the window starts at time <code>vec_time-start_time</code> . If the <code>period</code> argument is defined, <code>vec_time</code> is the first time point defined by the <code>first</code> argument, and the vector checks are repeated according to the value of <code>period</code> . If the <code>period</code> argument is not defined, <code>vec_time</code> is the time point defined in the VCD/EVCD file.
<code>end_time</code>	Defines the window end time at which the window ends at time <code>vec_time+end_time</code> .
<code>steady = 0 1</code>	If set to 0, then the vector check passes as long as the signal has reached the desired state once. If set to 1, then the signal remains in the desired state for the entire window period to pass the vector check.
<code>period</code>	Activates periodic window checking and defines its time period.
<code>first</code>	Defines the first check point for periodic window checking (only valid when the <code>period</code> argument is also defined).

Examples

In the following example

VCD file:


```
$timescale 1ns $end
```

Signal information file:

```
.chkwindow 5 5 0
```

The `.chkwindow` statement is set to 0, so the waveform passes the vector check (see [Figure E-1](#) on page 690).

Figure E-1 Vector Check with `.chkwindow` Set to 0



In the next example

VCD file:


```
$timescale 1ns $end
```

Signal information file:

```
.chkwindow 5 5 1
```

The `.chkwindow` is statement set to 1 and the signal remains at that state for the entire window period, in order to pass the vector check (see [Figure E-2](#) on page 690). If the signal matches [Figure E-1](#) on page 690, the vector check fails.

Figure E-2 Vector Check with `.chkwindow` Set to 1



Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

In the next example

VCD file:

```
$timescale 100ps $end
```

Signal information file:

```
.chkwindow 5 5 1 period=100 first=20 p[*] out_*
```

tells the simulator to activate periodic window checking for signals `p[*]` and `out_*`. The vector check points start at 2 ns and repeats every 10 ns.

In the next example

```
.hier 1
```

```
.chkwindow 5 5 1 first=20 X1.Xana.p[*] X1.Xdigital.Xcore.out_*
```

tells the simulator to ignore the `first` argument because a valid `period` argument has not been specified. The other arguments are used in the simulation.

Signal Timing

The signal timing characteristics (delay, rise and fall time) are defined in this section.

- [.idelay](#) on page 693
- [.odelay](#) on page 694
- [.tdelay](#) on page 695
- [.tfall](#) on page 696
- [.trise](#) on page 697

Note: Spectre checks whether the values of the `.trise` and `.tfall` statements are reasonable (warning message is issued when the defined value is too small or large).

.idelay

```
.idelay time_value [signal_name1 ... signal_nameN]
```

Description

The `.idelay` statement specifies the delay time for the corresponding input signals. If a bidirectional signal is specified, this only applies to the input stage of the bidirectional signal. The default value is 0.0, if `.idelay` and `.tdelay` are not set.

Example

In the following example

VCD file:

```
$timescale 1ns $end
```

Signal information file:

```
.idelay 5
```

All input signals have a time delay of 5 ns.

In the next example

VCD file:

```
$timescale 100 ps $end
```

Signal information file:

```
.hier 1
.scope Xtop.XI1
.in a[0:3] b
.tdelay 0.1 Xtop.XI1.a* Xtop.XI1.b
```

The `Xtop.XI1.a[0:3]` and `Xtop.XI1.b` input signals have a delay time of 10 ps.

.odelay

```
.odelay time_value [signal_name1 ... signal_nameN]
```

Description

The `.odelay` statement specifies the delay time for the corresponding output signals. If a bidirectional signal is specified, this only applies to the output stage of the bidirectional signal. The default value is 0.0, if `.odelay` and `.tdelay` are not set.

Example

VCD file:

```
$timescale 1ns $end
```

Signal information file:

```
.odelay 5
```

All output signals have a time delay of 5 ns.

.tdelay

```
.tdelay time_value [signal_name1 ... signal_nameN]
```

Description

The `.tdelay` statement specifies the delay time for the corresponding input, output, and bidirectional signals. The default value is 0.0, if `.tdelay`, `.idelay`, and `.odelay` are not specified.

Example

VCD file:

```
$timescale 1ns $end
```

Signal information file:

```
.tdelay 5
```

All signals have a time delay of 5 ns.

.tfall

```
.tfall time_value [signal_name1 ... signal_nameN ]
```

Description

The `.tfall` statement specifies the fall time of the input signal. If `.tfall` is not specified, the default value is 0.1 n.

Note: The range of voltage level change for *time_value* is 0-100%.

Examples

In the following example

VCD file:

```
$timescale 1 ns $end
```

Signal information file:

```
.tfall 0.1
```

all input signals have a fall time of 0.1 ns.

In the next example

VCD file:

```
$timescale 1 ns $end
```

Signal information file:

```
.in a[0:3] b  
.tfall 0.1 a[0:3] b
```

input signals `a[0:3]` and `b` have a fall time of 0.1 ns.

.trise

```
.trise time_value [signal_name1 ... signal_nameN]
```

Description

The `.trise` statement specifies the rise time of the input signal. If `.trise` is not specified, the default value is 0.1 n.

Note: The range of voltage level change for *time_value* is 0-100%.

Examples

In the following example

VCD file:

```
$timescale 1 ns $end
```

Signal information file:

```
.trise 0.1
```

all input signals have a rise time of 0.1 ns.

In the next example

VCD file:

```
$timescale 1 ns $end
```

Signal information file:

```
.in a[0:3] b  
.trise 0.1 a[0:3] b
```

input signals `a[0:3]` and `b` have a rise time of 0.1 ns.

Voltage Threshold

As digital vector format, the voltage threshold for logic low and high can be specified using the following statements to convert the input vectors to stimuli or to perform an output vector check.

- [.vih](#) on page 699
- [.vil](#) on page 700
- [.voh](#) on page 701
- [.vol](#) on page 702

.vih

```
.vih voltage_value [signal_name1 ... signal_nameN]
```

Description

The `.vih` statement specifies the logic high voltage of the input signal. If `.vih` is not specified, the default voltage is 3.3.

Examples

In the following example

```
.vih 5.0
```

tells Spectre all input signals have a logic high voltage of 5.0.

In the next example

```
.in a[0:3] b  
.vih 5.0 a[*] b
```

tells the simulator input signals `a[0:3]` and `b` have a logic high voltage of 5.0.

.vil

```
.vil voltage_value [signal_name1 ... signal_nameN]
```

Description

The `.vil` statement specifies the logic low voltage of the input signal. If `.vil` is not specified, the default voltage is 0.0.

Examples

In the following example

```
.vil 1.0
```

tells Spectre all input signals have a logic low voltage of 1.0.

In the next example

```
.in a[0:3] b  
.vil 1.0 a[0:3] b
```

tells the simulator input signals `a[0:3]` and `b` have a logic low voltage of 1.0.

.voh

```
.voh voltage_value [ signal_name1 ... signal_nameN ]
```

Description

The `.voh` statement specifies the logic high voltage of signals defined as outputs and signals from the analog netlist file that are used in the signal information file. If `.voh` is not specified, the default voltage is 3.3.

Examples

In the following example

```
.voh 5.0
```

tells Spectre that all output signals have a logic high voltage of 5.0.

In the next example

```
.out out[0:3] outA  
.voh 5.0 out[*] outA
```

tells the simulator output signals `out[0:3]` and `outA` have a logic high voltage of 5.0.

.vol

```
.vol voltage_value [signal_name1 ... signal_nameN]
```

Description

The `.vol` statement specifies the logic low voltage of signals defined as outputs and signals from the analog netlist file that are used in the signal information file. If `.vol` is not specified, the default voltage is 0.0.

Examples

In the following example

```
.vol 1.0
```

tells Spectre that all output signals have a logic low voltage of 1.0.

In the next example

```
.out out[0:3] outA  
.vol 1.0 out[0:3] outA
```

tells the simulator output signals `out[*]` and `outA` have a logic low voltage of 1.0.

Driving Ability

For input stimuli, the output resistance of VCD/EVCD sources can affect Spectre results. To specify the driving ability of VCD/EVCD sources, use the following statements:

.outz

```
.outz resistance [signal_name1 ... signal_nameN]
```

Description

The `.outz` statement specifies the output resistance for corresponding input signals. If `.outz` is not specified, the default value is 0.01.

Example

```
.outz 1meg
```

All input signals have an output resistance of 1 Megaohm.

.triz

```
.triz resistance [signal_name1 ... signal_nameN]
```

Description

The `.triz` statement specifies the output impedance when the corresponding input signals are in tri-state. If `.triz` is not specified, the default value is 1,000 Meg.

Example

```
.triz 500meg
```

All input signals have an output impedance of 500 Megaohms.

Hierarchical Signal Name Mapping

Hierarchical signal name mapping can be used to precisely match signals between the VCD and analog netlist files, and is defined by Spectre hier statement:

```
.hier 0 | 1
```

Description

The `.hier` statement is used to specify hierarchical names in both the VCD and analog netlist files.

Arguments

<code>hier</code>	<p>If <code>hier=0</code>, Spectre creates flat mapping between the VCD and analog netlist files (default). To maintain backward compatibility, the hierarchical delimiter is regarded as part of the signal name.</p> <p>If <code>hier=1</code>, the simulator applies the hierarchical names to the VCD and analog netlist files. The VCD file stimuli are no longer limited to the top level of the analog netlist file. In the VCD info file, the complete hierarchical structure needs to be added to the <code>.scope</code> statement (the hierarchical signals in the analog netlist file are mapped according to the information provided by the <code>.alias</code> statement).</p>
-------------------	---

The key differences between flat and hierarchical mapping include:

- To match hierarchical signals in the VCD file, the complete hierarchical structure needs to be specified in the `.scope`, `.alias`, and `.chkwindow` statements, as well as in the signal characteristic statements. For flat mapping, only the signal names are needed.
- For hierarchical signal name mapping, the statements to define the port direction of the signal are related to the `.scope` statement, which includes the `.in`, `.out`, and `.bi` statements. When using flat mapping, the multiple scopes defined by the `.scope` statement are regarded as set. Spectre searches all of the scopes to perform a signal match and outputs an error message when the same signal name is defined in more than one VCD scope.
- The hierarchical structure of the analog netlist file is specified by the `.alias` statement when performing hierarchical mapping.

Enhanced Statements

.scope and .in/.out/.bi

When using Spectre to apply hierarchical names to the VCD/EVCD and analog netlist files (`.hier 1`), the hierarchical structure in the VCD/EVCD file must be clearly defined with the `.scope` statement. The `.in`, `.out`, and `.bi` statements are used to define the signal name in the specified `.scope` statement and cannot contain the hierarchical structure. For the `.bi` statement, the enable signal needs to contain the hierarchical path because the signal may belong to a different scope.

The VCD/EVCD signal info file supports multiple `.scope` statements. The effective scope of each `.scope` statement is affected by the other statements, requiring the `.in`, `.out`, and `.bi` statements to be in the correct location.

Examples

In the VCD file:

```
$scope module top $end
$scope module digital $end
$var reg      1 !    din_1  $end
$var reg      1 "    en    $end
$scope module drv $end
$var reg      1 !    mid[1]  $end
$var reg      1 "    inout  $end
$upscope $end
$upscope $end
$upscope $end
```

In the VCD info file:

```
.hier 1
.scope top.digital
* The effective scope is top.digital
.in din_1 en
* The scope top.digital is ended by the next .scope statement
.scope top.digital.drv
* The effective scope is changed to top.digital.drv
.out mid[*]
.bi top.digital.en inout
```

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

.alias

```
.alias targ_signame alias_signame
```

The hierarchical structures that are defined in the `.scope` statement are used only for the VCD/EVCD file, so the `.alias` statement is needed to map the signals to the lower circuit levels of the analog netlist file.

Note: If multiple `.alias` statements define the mapping relationship for a signal, the last `.alias` statement is used by the simulator, and the other statements are overwritten.

Arguments

<code>targ_signame</code>	Specifies the hierarchical signal names (VCD/EVCD format) that are already defined in the <code>.scope</code> statement and <code>.in/.out/.bi</code> statements. The hierarchical delimiter is represented by a period (<code>.</code>).
<code>alias_signame</code>	Specifies the hierarchical signal names of the analog netlist file. The <code>hier_delimiter</code> option defines the hierarchical delimiter.

Examples

In the following example

```
.alias TOP.module1.in1 X1.in1
.scope Top.module1
.in in1
```

tells Spectre to map the `TOP.module1.in1` defined in the `.scope` and `.in/.out/.bi` statements to the signal `in1` of instance `X1` in the analog netlist file.

In the next example

```
.alias [*] *<*>
.alias Top.module1.sig_[*] X1.vec_*<*>
.scope Top.module1
.out sig_[0:15]
.scope digital_block
.in datain[*]
```

tells the simulator for the `Top.module1.sig_[0:15]` signals, the second `.alias` statement overwrites the first `.alias` statement and maps the signals to `X1.vec_<0>`, ... `X1.vec_<15>`. Since only the first `.alias` statement matches the `digital_block.datain[*]` signals, they are mapped to `digital_block.datain<*>` of the analog netlist file.

In the next example

■ Analog netlist file:

```
Opt options hier_delimiter = %
```

■ VCD/EVCD info file:

```
.alias TOP.module1.sig_[*] X1%Xdrv%vec_<*>
.scope Top.module1
.out sig_*
```

Note: The hierarchical delimiter for the analog netlist file is percent (%), not period (.).

Hierarchical Signal Names

For hierarchical mapping, the signal names in the `.alias` and `.chkwindow` statements, as well as in the signal characteristic statements, must have the hierarchical structure in the VCD file.

Examples

```
.hier 1
.chkwindow -1 5 1 Top.X1.out*
.vih 1.2 X1.in[*]
.vol 0.2 X1.dout1 Xdig.X2.dout1
.tfall 0.2 Xana.X1.in* Xdig.din*
.outz 100 X1.in[*]
```

Enhanced VCD Commands

Since the EVCD and VCD formats are similar, only the key EVCD format differences will be discussed in this section:

- [Signal Strength Levels](#) on page 708
- [Value Change Data Syntax](#) on page 708
- [Port Direction and Value Mapping](#) on page 710

Signal Strength Levels

Verilog HDL allows scalar net signal values to have a full range of unknown values, and different levels of strength or combinations of levels of strength. For logic operation, multiple-level logic strength modeling resolves combinations of signals into known or unknown values, allowing the behavior of hardware to be represented with improved accuracy.

EVCD signal strength can be defined by eight values, ranging from 0 (weakest) to 7 (strongest). The most commonly used values are 0 and 6. For example, for logic value 0

```
<0_strength_component> =6 , <1_strength_component> =0
```

and for logic value 1

```
<0_strength_component> =0 , <1_strength_component> =6
```

Note: Logic strength levels are not defined in VCD files because only four states are supported.

Spectre ignores the strength information (minimal impact on most CMOS circuit designs). If you want to preserve driver strength during simulation, specify .outz in the signal information file for specific signals with different output resistances.

For more information about logic strength modeling, refer to *IEEE Std 1364-2001*.

Value Change Data Syntax

The EVCD `data` command is different from the one used with VCD because the EVCD version can provide strength information and additional signal states.

data

```
p[port_value] [0_strength_component] [1_strength_component] [identifier_code]
```

Description

The value change section shows the actual value changes at each simulation time increment. Only variables that change value during a time increment are listed. In the EVCD file, strength information and a larger number of value states with port direction are presented in the value change section. The arguments for the EVCD `data` command are listed below.

Arguments

<i>p</i>	Key character that indicates a port. Note: There is no space between <i>p</i> and <i>port_value</i> .
<i>port_value</i>	State character which contains information about driving direction and the value of the port. The state characters are described in “Port Direction and Value Mapping” on page 710 (see tables).
<i>0_strength_component</i>	One of the eight Verilog strength values indicating the <i>strength0</i> component of the value (Spectre ignores this value).
<i>1_strength_component</i>	One of the eight Verilog strength values indicating the <i>strength1</i> component of the value (Spectre ignores this value).
<i>identifier_code</i>	The identifier code for the port, which is defined in the <u><i>\$var</i></u> construct for the port.

Examples

The following example

```
pU 0 7 <0
```

tells Spectre that one bit bus with identifier `<0` (defined by `$var`) has a binary value of `U`, and the strength of 0 component is 0 and the strength of 1 component is 7.

In the next example

```
pCCC 667 667 !
```

tells the simulator the bus with identifier `!` (defined by `$var`) has a binary value of `CCC`, and the strength of 0 component is 667 and the strength of 1 component is 667. There is more than one driver on this port and the resolved value is `CCC`.

Port Direction and Value Mapping

The port value in the EVCD file contains port direction information, which helps Spectre distinguish some of the `x` states, apply stimuli for input signals, or perform a vector check for output signals.

Note: To generate the EVCD file, the port directions of the circuit simulated by Spectre need to be consistent with the port directions of the device under test (DUT).

input Direction

Given an DUT and a test fixture, the driving direction is `input` if the text fixture drivers are driving a non-tristate value and the drivers inside the DUT are tri-state. The resolved value is mapped in Table E-6.

When reading the mapping information in the following tables, it is important to note:

- Declared `in` and declared `out` indicates the signal is defined as `input` and `output` in the signal information file. The term `active` implies the drivers are in a non-tristate condition.
- Because the conflicting states of the signal value are converted to `x` in the VCD file, they are regarded as “not needed” and Spectre does not perform a vector check when the signals are specified as `output`.
- Combining the port direction for the signal value in the EVCD file and the specified direction in the signal information file, Spectre can distinguish the `input` and `output` values of a signal and perform a vector check when it is specified as `output` in the signal information file.

Table E-6 input Value Mapping

Port Value	Declared <code>in</code>	Declared <code>out</code>	Declared <code>bi</code> Enable = 0	Declared <code>bi</code> Enable = 1	Mapped VCD Value
D	0 input	No check	0 input	No check	Low – only one active driver to the port
d	0 input	No check	0 input	No check	Low – two or more active drivers to the port (may be conflicts, yet resolved value is low)
U	1 input	No check	1 input	No check	High – only one active driver to the port

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Table E-6 input Value Mapping, *continued*

Port Value	Declared in	Declared out	Declared bi Enable = 0	Declared bi Enable = 1	Mapped VCD Value
u	1 input	No check	1 input	No check	High – two or more active drivers to the port (may be conflicts, yet resolved value is high)
N	x input	No check	x input	No check	Unknown (not needed)
n	x input	No check	x input	No check	Unknown (not needed)
Z	z input	No check	z input	No check	Tri-state

output Direction

The driving direction is `output` if the driving value from drivers inside the DUT is non-tristate, but the value driven by the drivers in the test fixture is tri-state. The resolved value is mapped in Table [E-7](#).

Table E-7 output Value Mapping

Port Value	Declared in	Declared out	Declared bi Enable = 0	Declared bi Enable = 1	Mapped VCD Value
L	z input	Check 0	z input	Check 0	Low – only one active driver to the port
l	z input	Check 0	z input	Check 0	Low – two or more active drivers to the port (may be conflicts, yet resolved value is low)
H	z input	Check 1	z input	Check 1	High – only one active driver to the port

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Table E-7 output Value Mapping, *continued*

Port Value	Declared in	Declared out	Declared bi Enable = 0	Declared bi Enable = 1	Mapped VCD Value
h	z input	Check 1	z input	Check 1	High – two or more active drivers to the port (may be conflicts, yet resolved value is high)
X	z input	No check	z input	No check	Unknown (not needed)
T	z input	No check	z input	No check	Tri-state

unknown Direction

The driving direction is `unknown` if both the drivers in the test fixture and DUT are driving a non-tristate value. The resolved value is mapped in Table E-8.

Table E-8 unknown Value Mapping

Port Value	Declared in	Declared out	Declared bi Enable = 0	Declared bi Enable = 1	Mapped VCD Value
0	0 input	Check 0	0 input	Check 0	Low (input=0 and output=0)
1	1 input	Check 1	1 input	Check1	High (input=1 and output=1)
?	x input	No check	x input	No check	x (input=x and output=x)
A	0 input	Check 1	0 input	Check 1	x (input=0 and output=1)
a	0 input	No check	0 input	No check	x (input=0 and output=x)
B	1 input	Check 0	1 input	Check 0	x (input=1 and output=0)
b	1 input	No check	1 input	No check	x (input=1 and output=x)

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

Table E-8 unknown Value Mapping, *continued*

Port Value	Declared in	Declared out	Declared bi Enable = 0	Declared bi Enable = 1	Mapped VCD Value
C	x input	Check 0	x input	Check 0	x (input=x and output=0)
c	x input	Check 1	x input	Check 1	x (input=x and output=1)
F, f	z input	No check	z input	No check	Tri-state (input=z and output=z)

Enhanced VCD Format Example

The following is an example of EVCD file format.

```
$date
Jul 11, 2004 15:42:26
$end
$version
TOOL: ncsim 05.00-p001
$end
$timescale
1 ns
$end
$scope module board $end
$scope module counter $end
$var port [3:0] ! value $end
$var port 1 clock $end
$var port 1 # fifteen $end
$var port 1 $ altFifteen $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpports
pXXXX 6666 6666 !
pN 6 6 "
pX 6 6 #
pX 6 6 $
$end
```

```
#5
pU 0 6 "
#10
pLLLL 6666 0000 !
pL 6 0 #
pL 6 0 $
#50
pD 6 0 "
...
```

Frequently Asked Questions

- [Is it necessary to modify the VCD/EVCD file to match the signals?](#) on page 714
- [How can I verify the input stimuli?](#) on page 714
- [How do I verify the output vector check?](#) on page 715
- [Why should I use hierarchical signal name mapping?](#) on page 715
- [What is the difference between CPU and user time?](#) on page 715

Is it necessary to modify the VCD/EVCD file to match the signals?

You can adjust the signal information file to match signals in the VCD/EVCD file with those in the netlist file, and leave the VCD/EVCD file unchanged. Spectre only needs the scopes specified in the `.scope` statement and ignores the other scopes (the simulator also ignores the parent or child scope of the specified scope). The `.alias` statement can be used to map the signal names between the VCD/EVCD and circuit netlist files.

How can I verify the input stimuli?

As digital vector format, first probe the signals in the top-level using `.probe tran v(*) depth=1` and check the waveform outputs with the Virtuoso Visualization and Analysis or SimVision viewers.

Note: The signal names are case sensitive.

Review the log file to check if the signals defined in the digital vector file match those defined in the analog netlist file.

- If the signal is in the specified scope of VCD/EVCD, but not in the VCD info file, a warning message appears.

- If the signal is in the specified scope of VCD/EVCD and in the VCD info file, but not in the analog netlist file, a warning message appears.
- If the signal is in the analog netlist file, but does not match the one in VCD/EVCD, check the list of dangling nodes or no DC path to the ground.

How do I verify the output vector check?

A `<netlistName>_<tranName>.veclog` file is generated at the location specified by Spectre `option-raw` statement if there are any vector checks. A `<netlistName>_<tranName>.vecerr` file is also generated when errors occur during the vector check. Refer to these two files for detailed information about the vector check. Here, `<netlistName>` refers to the name of the netlist and `<tranName>` refers to the name of the transient analysis.

When the signal is defined in both the VCD/EVCD files and the VCD info file, but not in the analog netlist file, the simulator issues a warning message.

Why should I use hierarchical signal name mapping?

Flat signal name mapping works for most situations, but suffers from the following limitations:

- Only the signals in the top level can be mapped to the VCD file (analog netlist file).
- When multiple `.scope` statements are used in a digital VCD file, Spectre treats them as a single set and searches for signals (as defined in the `.in`, `.out`, and `.bi` statements) in all of the `.scope` statements. An error occurs when a signal with the same name appears in more than one `.scope` statement.

Hierarchical signal name mapping is able to overcome these limitations, allowing you to map signals to the lower levels of the analog netlist file and to use multiple `.scope` statements (see [“Enhanced Statements”](#) on page 705 for more information about `.scope` statements).

What is the difference between CPU and user time?

Description

- **CPU time** is the time the central processing unit (CPU) spends running the user program
- **User time** is the user and system times combined (that is, the total time needed to provide system service to the user program)

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

When running a simulation, Spectre stores the elapsed CPU and user time information in the STDOUT (standard output) or log file. The estimated completion time is based on linear interpolation of the user time from the start of the simulation. To view such information in STDOUT, set `annotated=estimated` in the `tran` statement.

Note: The elapsed user time can be less than the elapsed CPU time.

Example

```
tran: time = 3.303 us      (82.6 %), step = 9.036 ps      (226 u%)
cpu = 957402.0 s, elapsed = 190995.8 s, steps = 144244, mem = 45959.8 MB
estimated completion time: 10:12:07
```

Index

Symbols

\ forward slash [665](#)
^ caret [632](#), [686](#)
. period [649](#), [686](#), [706](#)
.alias [681](#), [706](#)
.bi [686](#), [705](#)
.chk_ignore [688](#)
.chkwindow [689](#)
.evcd [664](#)
.hier [704](#)
.idelay [693](#)
.in [684](#), [705](#)
.odelay [694](#)
.out [685](#), [705](#)
.outz [703](#)
.period [650](#)
.scope [683](#), [705](#)
.tdelay [695](#)
.tfall [696](#)
.trise [697](#)
.triz [703](#)
.vcd [664](#)
.vih [699](#)
.vil [700](#)
.voh [701](#)
.vol [702](#)
' ' single quotation marks [632](#), [686](#)
() parentheses [632](#), [686](#)
[] in vectors [108](#)
& ampersand [632](#), [686](#)
number sign [676](#)
% codes [351](#)
+ plus sign [619](#)
| bar [632](#), [686](#)
~ tilde [632](#), [686](#), [687](#)
\$ dollar sign [666](#)
\$comment [665](#)
\$date [667](#)
\$end [666](#)
\$enddefinitions [668](#)
\$scope [669](#)
\$timescale [670](#)
\$upscope [672](#)
\$var [673](#)
\$version [675](#)

A

absolute error tolerance [202](#)
abstol parameter [103](#), [202](#)
AC analysis [186](#), [197](#)
accuracy
 correcting problems [589](#)
AHD Linter [356](#)
alarm parameter [582](#), [583](#)
algebraic functions [117](#)
all as info statement parameter [301](#)
all as save parameter option [320](#)
allglobal (relative error parameter) [201](#),
 [203](#)
alllocal (relative error parameter) [201](#), [202](#)
allpub as save parameter option [320](#)
alter statement [90](#), [292](#), [294](#), [554](#)
altergroup statement [91](#), [293](#)
analog AHD L [35](#)
analog workbench design system [56](#)
analyses parameter value default [189](#)
analyses statement [63](#)
analyses statements [87](#)
analysis drift [191](#)
analysis loopgain [191](#)
analysis parameters [188](#)
analysis statement example [63](#)
analysis statements examples [88](#)
annotate parameter
 in Spectre analyses [346](#)
append path [607](#)
assert statement [364](#)
 examples [372](#)
associated reference direction [78](#)
automatic model selection [143](#)
automatic model selection example [151](#)
avoh [649](#)
avol [650](#)

B

basic analyses rules [89](#)
Basic Syntax Rules [79](#)
behavioral expressions [118](#)
binning [142](#)

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- binning by conditional instantiation [146](#)
- binning rules [148](#)
- BJT operating regions [583](#)
- blowup parameter [103](#)
- breakdown region warnings [570](#)
 - requesting for transistors [581](#)
- BSOURCE examples [123](#)
- built-in constants [124](#)
- bvbc parameter, and breakdown region warnings [581](#)
- bvbe parameter, and breakdown region warnings [581](#)
- bvj parameter, and breakdown region warnings [581](#)
- bvsub parameter, and breakdown region warnings [581](#)

C

- C preprocessor (CPP) [98](#)
 - defaults [351](#)
- Cadence parameter storage format (PSF) [335](#), [353](#)
- Cadence range limits defaults [575](#)
- Cadence Signal Scan output format [335](#)
- Cadence waveform storage format (WSF) [335](#)
- calling analysis subcircuits [194](#)
- calling subcircuits [131](#)
- center parameter [236](#)
- changing condition in conditional instantiation [147](#)
- changing parameter values for circuits [294](#), [554](#)
- changing parameter values for components [292](#), [553](#)
- changing parameter values for models [293](#), [553](#)
- characterization and modeling [252](#)
- check statement
 - controlling checks on parameter values [374](#), [581](#)
 - example [375](#), [581](#)
 - formatting [375](#), [581](#)
 - what parameter [375](#), [581](#), [582](#)
- checking invalid parameter values in subcircuits [132](#)
- checking simulation status [346](#)
- checklimit statement [375](#)
 - examples [381](#)
 - syntax [376](#)
- checkpoint files
 - automatic creation after interrupts [350](#)
 - creating from the command line [349](#)
 - specifications for a single analysis [350](#)
- +checkpoint, spectre command option [349](#)
- checks on parameter values, controlling the number of [581](#)
- chk_ignore [628](#)
- choosing output file formats [334](#)
- choosing the output destination [302](#), [334](#)
- circuit and subcircuit parameters [113](#)
- Circuit Check Scoping [383](#)
- ckptperiod parameter, in transient analysis [350](#)
- closed loop gain [191](#)
- CMI (compiled model interface) [35](#)
- CMI versioning [609](#)
- colon modifier chaining [562](#)
- colon modifiers [562](#)
 - examples [563](#)
 - formatting [563](#)
- comment [665](#)
- comment line [619](#), [679](#)
- compatible parameter [310](#)
- components naming [62](#), [80](#)
- conditional instances [144](#)
- conditional instantiation [146](#)
- configuration file
 - default [605](#)
 - example [608](#)
 - format [606](#)
 - precedence [608](#)
- Contacting Cadence Customer Support [35](#)
- continuation methods [555](#)
- continuous line [619](#), [679](#)
 - value change dump file [665](#)
- control statements [62](#), [89](#)
- control statements example [90](#)
- control statements formatting [90](#)
- controlling output data [204](#)
- conventions, typographic and syntax [29](#)
- convergence problems [586](#)
 - backward Euler integration method to correct [588](#)
 - correcting with current probes [587](#)
 - correcting with DC sweeps [588](#)
 - dividing the circuit into parts to correct [588](#)
 - floating resistors causing [587](#)
 - gmin parameter, increasing [587](#)

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- loosening iabstol parameter to correct [588](#)
- loosening truncation error criteria to correct [588](#)
- lteratio parameter [588](#)
- maxiters parameter [587](#)
- nodesets to correct [588](#)
- nonlinear component models, simplifying [588](#)
- numeric pivoting in the sparse matrix factorization [588](#)
- options statement settings to prevent [587](#), [588](#)
- oscillators causing [588](#)
- pivotdc parameter, settings to correct [588](#)
- pivrel parameter, resetting to correct [588](#)
- realistic device models needed [587](#)
- region parameter settings in bipolar analog circuits causing [588](#)
- region parameters of transistors and diodes [588](#)
- replacing DC analysis with transient analysis to correct [588](#)
- restarts to correct [588](#)
- rforce parameter, increasing with nodesets [588](#)
- step size [587](#)
- system messages helpful [586](#)
- temperature sweeps to correct [588](#)
- topcheck parameter enabling [587](#)
- transient analysis [589](#)
- unusual parameter values, checking for [587](#)
- corners example [150](#)
- correlation coefficients [252](#)
- correlation statements [251](#)
- CPP (C preprocessor) defaults [351](#)
- creating analysis subcircuits [193](#)
- creating S-parameter files manually [161](#)
- creating state files [550](#)
- creating state files manually [298](#), [551](#)
- .cshrc file
 - and environment defaults [351](#)
 - Cadence range limits [575](#)
- current probes
 - correcting convergence problems with [587](#)
- currents parameter example [322](#)

- customizing
 - error and warning messages [574](#)
- customizing percent codes [560](#)

D

- data [676](#)
- data compression [206](#)
- date [667](#)
- DC analysis [186](#), [194](#)
 - correcting accuracy problems [589](#)
 - maxiters parameter, and convergence problems [587](#)
- DC convergence problems, correcting [586](#)
- dec parameter [237](#)
- defaults
 - C preprocessor (CPP) [351](#)
 - Cadence range limits for warnings [575](#)
 - +checkpoint spectre command option [348](#)
 - command line [351](#)
 - controlling destination and format of Spectre results [351](#)
 - controlling system-generated messages [351](#)
 - creating checkpoints and initiating recovery [351](#)
 - name of the simulator [351](#)
 - overriding in UNIX environment variables [353](#)
 - percent codes [351](#)
 - screen display [351](#)
 - setting for environment with SPECTRE_DEFAULTS [575](#)
 - simulation environment [351](#)
 - spectre command [351](#)
 - changing [351](#)
 - examining [351](#)
- defining output file formats [336](#)
- Design Framework II [56](#)
- Designer's Guide to SPICE and Spectre [28](#)
- dev parameter [198](#), [235](#)
- diagnosis mode [35](#)
- differential amplifier [148](#)
- digital vector file [617](#)
- digital vector file definition [619](#)
- digital vector file example [659](#)
- displaying a waveform with awd [67](#)
- DUT (Device Under Test) [710](#)
- dyn_actnode [430](#)

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

dyn_capv [407](#)
dyn_dcpv [391](#)
dyn_delay [435](#)
dyn_diodev [409](#)
dyn_exi [411](#)
dyn_exrf [413](#)
dyn_floatdcpv (APS) [394](#)
dyn_floatdcpv (XPS) [399](#)
dyn_glitch [415](#)
dyn_highz [388](#)
dyn_mosv [403](#)
dyn_nodecap [424](#)
dyn_noisynode [422](#)
dyn_pulsewidth [427](#)
dyn_resv [405](#)
dyn_setuphold [417](#)
dyn_subcktpv [433](#)
dyn_subcktpwr [425](#)

E

electrical current in Amperes [104](#)
electrical potential in Volts [104](#)
enable [632](#)
enable_tmi_uri [271](#)
encrypt a model card [539](#)
encrypt a netlist [535](#)
encrypt file [536](#)
encrypt subcircuit [536](#)
encryption overview [533](#)
end [666](#)
enddefinitions [668](#)
environment variables, changing defaults
in [351](#)
environments in which Spectre can be
used [56](#)
error messages
customizing [574](#)
error options of spectre command [586](#)
errpreset parameter [200](#), [201](#)
escaping special characters [82](#)
estimating solutions with the nodeset
statement [296](#), [549](#)
euler (integration method parameter) [203](#)
EVCD (Extended Value Change
Dump) [663](#)
EVCD command descriptions [708](#)
EVCD data [708](#)
Example [627](#)
example(s)

value change dump file [665](#)
data commands [676](#), [677](#)
definition commands [667](#), [668](#), [669](#),
[670](#), [672](#), [673](#), [675](#)
exit codes, Spectre [345](#)
explosion region warnings [569](#)
expression in subcircuit parameters [130](#)
expressions [115](#)

F

Fast DC Simulation [196](#)
fastdc [197](#)
faultreadic parameter [199](#)
file(s)
signal information [678](#)
finding default measurements [155](#)
firstrun parameter (montecarlo) [245](#)
floating resistors, and convergence
problems [587](#)
following simulation progress [64](#)
formatting
check statement [375](#), [581](#)
parameter range limits file [575](#)
paramtest specification [583](#)
spectre command [343](#)
starting a simulation [343](#)
formatting analysis statements [87](#)
formatting colon modifiers [563](#)
formatting conditional if statement [144](#)
formatting options statement [307](#)
formatting sens command [215](#)
formatting set statement [330](#)
formatting subcircuit definitions [127](#)
formatting the set statement [555](#)
fourier analysis [218](#)
freq parameter [235](#)
frequently asked questions [660](#), [714](#)

G

gauss parameter [249](#)
Gaussian distribution [249](#)
gear2 (integration method parameter) [201](#),
[203](#)
gear2only (integration method
parameter) [201](#), [203](#)
generating filenames [337](#)
gmin parameter [566](#)

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

increasing value with convergence
 problems [587](#)
setting to correct accuracy
 problems [589](#), [590](#)
ground [79](#)

H

hard limit [109](#)
hier [626](#)
hierarchical current probing [325](#)
hierarchical signal name mapping [704](#)
hlz [654](#)
homotopy parameter [555](#)
huge parameter [103](#)
hyperbolic functions [117](#)

I

I [104](#)
iabstol parameter [309](#)
 convergence problems and [588](#)
 setting to correct accuracy
 problems [589](#)
ic parameter [295](#)
ic statement [295](#)
ic statement example [548](#)
idelay [638](#)
if statement [144](#)
imelt [569](#)
improving transient analysis
 convergence [204](#)
include digital vector files [97](#)
include statement [97](#)
include statement examples [100](#)
include statement formatting [98](#)
include statement rules [98](#)
include statement syntax [97](#)
include verilog value change dump files [97](#)
include Verilog-A modules [97](#)
info (+/-), spectre command option [586](#)
info statement [300](#), [332](#)
info statement example [303](#), [334](#)
info statement formatting [303](#), [334](#)
info statement options [301](#), [333](#)
infotime [204](#)
inherited connections [105](#)
inline subcircuits [133](#)
inline subcircuits with inline model

statements [137](#)
input as info statement parameter [301](#)
input data from multiple files [97](#)
input parameters listing [332](#)
inst as info statement parameter [301](#)
instance correlation statement [251](#)
instance statement formatting [83](#)
instance statements [61](#), [83](#)
instance statements examples [84](#)
instance statements rules [85](#)
INT signal [346](#)
integration method [203](#)
internal error messages [568](#)
interrupting a simulation [346](#)
introductory netlist [58](#)
invalid parameter values [566](#)
io command [623](#)
iprobes, and convergence problems [587](#)

K

kill command, UNIX
 kill -9, warning about use of [347](#)
 kill(1), as interrupt method [346](#)
 -USR1 option example [346](#)
 -USR2 option example [349](#)
Kirchhoff's Current Law (KCL) [33](#), [79](#), [203](#)
Kirchhoff's Flow Law (KFL) [33](#), [79](#), [203](#)

L

lang=spectre command [112](#)
lang=spice command [112](#)
language modes [79](#)
library definition [101](#)
library reference [101](#)
library statements [101](#)
license queuing [344](#)
lin parameter [236](#)
linear sweep [237](#)
listing parameter values [332](#)
lnorm parameter [249](#)
load shared object [607](#)
local truncation error [202](#)
-log [585](#)
+log [585](#)
=log [585](#)
log files, specifying options [585](#)
log normal distribution [249](#)

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

log parameter [237](#)
logarithmic sweep [237](#)
login file, and environment defaults [351](#)
iteratio parameter [201](#), [202](#)
 convergence problems and [588](#)
lvl as save parameter option [319](#)
lvlpub as save parameter option [319](#)

M

m factor [85](#)
magnetic flux in Webers [104](#)
magnetomotive force in Amperes [104](#)
master names [62](#)
maxdelta parameter [103](#)
maximum and minimum parameter values [300](#), [333](#)
maxiters parameter [587](#)
maxstep parameter [201](#), [204](#), [590](#)
melting current warnings [569](#)
message control
 specifying the destination of [585](#)
 suppressing [586](#)
method parameter [201](#), [203](#)
 setting to correct accuracy problems [590](#)
minimum timestep used, fixing warning [571](#)
mismatch block [247](#)
mismatch correlation statement [251](#)
missing diode would be forward-biased (warning message) [570](#)
MMF [104](#)
mod parameter [235](#)
mode parameter [198](#)
model definition (fourier) [220](#)
model parameters [96](#)
model statement [62](#)
 formatting [92](#)
model statement example [63](#), [93](#)
model statement formatting [92](#)
model statements [92](#)
modeling parasitics [134](#)
models as info statement parameter [301](#)
Monte Carlo analysis [188](#)
Monte Carlo analysis examples [245](#)
montecarlo analysis [238](#)
montecarlo analysis parameters [240](#)
multidisciplinary modeling [103](#)
multiple analyses [191](#)

multiple statistics blocks [248](#)
multiplication factor [85](#)

N

nestlvl parameter [319](#)
netlist conventions [78](#)
netlist statements [78](#)
Newton-Raphson iteration [555](#), [566](#)
node capacitance table printing [303](#)
node naming [80](#)
nodes [79](#)
nodes as info statement parameter [301](#)
nodeset statement [296](#), [549](#)
nodesets [294](#)
 convergence problems and [588](#)
node-to-terminal map [301](#), [333](#)
noise analysis [186](#)
none as info statement parameter [301](#)
none as save parameter option [319](#)
nonlinear component models, and convergence problems [588](#)
nport component [162](#)
nport statement [160](#)
N-ports example [160](#)
N-ports modeling [160](#)
numruns parameter (montecarlo) [240](#)
nutascii (output format) [334](#)
nutbin (output format) [334](#)
Nutmeg format [334](#)

O

obal [203](#)
odelay [639](#)
online help [35](#)
operating-point parameters [300](#), [314](#)
operating-point parameters listing [333](#)
opoint parameter [234](#)
oppoint as info statement parameter [301](#)
options statement
 ckptclock option example [349](#)
 correcting convergence problems [588](#)
 overriding environment defaults [353](#)
 parameters
 topcheck [587](#)
options statement example [308](#)
output as info statement parameter [301](#)
output file format options [334](#)

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

output parameters [300](#)
output parameters listing [333](#)
outputstart parameter [204](#)
outz [655](#)
overriding defaults [353](#)

P

param parameter [235](#)
param_file parameter [198](#)
param_name parameter [198](#)
param_step parameter [198](#)
param_vec parameter [198](#)
+param, spectre command option [575](#)
param=temp [235](#)
parameter checking, stopping [375](#), [581](#)
parameter dimension [108](#)
parameter range checker
 convergence problems [587](#)
parameter range limits file
 creating [575](#)
 absolute value specifications [579](#)
 exclusive boundaries in [576](#)
 inclusive boundaries in [576](#)
 model specifications [579](#)
 entering [580](#)
 example [579](#)
parameter storage format (PSF) [335](#)
 formatting output files [353](#)
parameter sweeps requests example [237](#)
parameter value types [108](#)
parameter values
 checking [375](#), [582](#)
 all parameter values [375](#), [582](#)
 in instance statements [375](#), [582](#)
 in model statements [375](#), [582](#)
 operating-point parameters [375](#),
 [582](#)
 stopping [375](#), [581](#)
 controlling the number of checks
 on [581](#)
 invalid [566](#)
parameter values in instance
 statements [62](#)
parameter values listing [332](#)
parameterized models [136](#)
parameters statement [113](#)
paramset [235](#)
paramset statement [236](#), [312](#)
paramtest statement [151](#), [583](#)
 errorif option [584](#)
 example [584](#)
 formatting [583](#)
 message option [584](#)
 printf option [584](#)
 severity option [584](#)
 warnif option [584](#)
percent codes [351](#)
percent codes redirected files [561](#)
percent parameter (montecarlo) [248](#), [250](#)
period [634](#)
PID (process identification number) [346](#)
piecewise linear (PWL) vector values [100](#)
piped files [561](#)
P-N junction warnings [569](#), [570](#)
pointlocal (relative error parameter) [202](#)
port direction and value mapping [710](#)
power in Watts [104](#)
predefined netlist parameters [127](#)
predefined percent codes [558](#)
predefined quantities [103](#)
prepend path [606](#)
prevoppoint parameter [546](#)
printout to screen [64](#)
probing device [135](#)
process block [246](#)
process corners example [150](#)
process file [151](#)
process identification number (PID) [346](#)
process parameter correlation
 statement [251](#)
processing models using inline
 subcircuits [138](#)
processing the value change dump file [663](#)
profile file, and Cadence range limits [575](#)
ps utility, UNIX [346](#)
PSF (parameter storage format) [335](#)
 formatting output files [353](#)
psfascii (output format) [334](#)
psfbinary (output format) [335](#)
psfxl (output format) [335](#)
Pwr [104](#)
pwr parameter [317](#)

Q

quantity statement [103](#)
quantity statement example [104](#)

R

- radix command [622](#)
- range checking for subcircuit
 - parameters [583](#)
- rawfmt parameter [336](#)
- read parameter [298](#)
- readic parameter [551](#)
- reading S-parameter files [162](#)
- reading state files [298](#), [551](#)
- recovering from transient analysis terminations
 - automatic recovery, customizing [349](#)
 - restarting a transient analysis [350](#)
 - setting recovery (checkpoint) file specifications for a single analysis [350](#)
- reducing simulation time with previous solutions [546](#)
- relative error tolerance [202](#)
- relref parameter [201](#), [202](#)
- relref=allglobal [203](#)
- relref=alllocal [202](#)
- relref=pointlocal [202](#)
- relref=sigglobal [203](#)
- reltol parameter [201](#), [202](#), [309](#)
 - setting to correct accuracy problems [589](#)
- reserved keywords [80](#)
- restart parameter [546](#)
- results
 - controlling destination and format of [351](#)
- Results Browser [67](#)
- RF capabilities [37](#)
- rforce parameter
 - and convergence problems [588](#)
 - setting to correct accuracy problems [590](#)
- run terminations. *See* terminations of Spectre [345](#)

S

- %S_DEFAULTS [351](#)
- sample netlist [60](#)
- save parameter options [319](#)
- save statement keywords [314](#)
- save statement [313](#)

- save statement examples [315](#)
- saveahdlvars [332](#)
- saving all ahdl variables [332](#)
- saving groups of currents [321](#)
- saving groups of signals [319](#)
- saving individual currents with current probes [316](#)
- saving main circuit signals [313](#)
- saving power [317](#)
- saving subcircuit signals [315](#), [321](#)
- scale factors [111](#)
- scale parameter in alter statement [554](#)
- scale parameter [294](#)
- scalefactor parameter [156](#)
- scalem parameter [154](#), [294](#)
- scalem parameter in alter statement [554](#)
- scaling parameter values [111](#)
- scaling physical dimensions [154](#)
- schematic [58](#)
- scope [669](#)
- selected as save parameter option [319](#)
- selecting limits for operating region warnings [582](#)
- sens analysis [214](#)
- sens command example [216](#)
- sensitivity analysis [214](#)
- set statement [329](#)
- setting probes in analyses [190](#)
- setting sweep limits [236](#)
- setting the currents parameter [322](#)
- setting tolerances [309](#)
- setting tolerances with the quantity statement [103](#)
- shell initialization file, and Cadence range limits [575](#)
- shell statement [330](#)
- shell status variable [345](#)
- sigglobal (relative error parameter) [201](#)
- signal characteristics [636](#)
- signal information file [678](#)
- signal information file format [679](#)
- signal mask [619](#)
- Signal Scan output format [335](#)
- signal strength levels [708](#)
- signals [332](#)
- simulation
 - checking status [346](#)
 - interrupting [346](#)
 - specifying options [344](#)
 - starting [343](#)
 - termination. *See* terminations of

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

- Spectre [345](#)
- simulation language [61](#)
- singular Jacobian or matrix (error message) [566](#)
- skipcount parameter [205](#)
- skipping time points [204](#)
- skipstart parameter [205](#)
- skipstop parameter [205](#)
- slope [641](#)
- soft limits [109](#)
- span parameter [236](#)
- S-parameter analysis (sp) [186](#)
- S-parameter file format translator [166](#)
- S-parameter files generated by Spectre [161](#)
- special uses for state files [298](#)
- specify search path [606](#)
- specifying forbidden regions for transistors [582](#)
- specifying initial conditions [294](#), [547](#)
- specifying initial conditions for components [295](#), [547](#)
- specifying initial conditions for nodes [295](#), [548](#)
- specifying initial conditions in transient analysis [295](#), [547](#)
- specifying nodesets [294](#)
- specifying parameter distributions [246](#)
- specifying parameter to sweep [235](#)
- specifying parameters to sweep [236](#)
- specifying state information [547](#)
- specifying state information with state files [297](#)
- specifying subcircuits in parallel [87](#)
- specifying the first iteration number [245](#)
- specifying your own directory names [339](#)
- Spectre
 - differences from SPICE [594](#)
 - exit codes [345](#)
 - run terminations [345](#)
- Spectre circuit simulator overview [31](#)
- spectre command
 - +checkpoint option in transient analysis recovery [349](#)
 - defaults
 - changing [351](#)
 - examining [351](#)
 - error options [586](#)
 - info options [586](#)
 - specifying simulation options [344](#)
 - starting a simulation [343](#)
 - using to override environment defaults [353](#)
 - warning options [586](#)
- Spectre environments [56](#)
- Spectre eXtensive Partitioning Simulator [44](#)
- Spectre improvements [32](#)
- Spectre keywords [80](#)
- Spectre schematic example [58](#)
- Spectre tutorial [57](#)
- SPECTRE_DEFAULTS environment
 - variable [351](#), [575](#)
 - overriding with param option of spectre command [575](#)
- SpectreStatus file [346](#)
- SPICE
 - differences from Spectre [594](#)
- sptr command [166](#)
- sst2 output format [335](#)
- start parameter [236](#)
- starting
 - a simulation [343](#)
- starting analysis from previous solutions [546](#)
- starting viva [66](#)
- state files reading [551](#)
- static_capacitor [462](#)
- static_capv [457](#)
- static_dcpv [441](#)
- static_diodev [459](#)
- static_erc [464](#)
- static_highz [439](#)
- static_mosv [452](#)
- static_nmosb [443](#)
- static_nmosvgs [450](#)
- static_pmosb [444](#)
- static_pmosvgs [450](#)
- static_rcdelay [467](#)
- static_resistor [461](#)
- static_resv [455](#)
- static_subcktport [469](#)
- static_tgate [448](#)
- static_voltdomain [446](#)
- statistics blocks [238](#)
- statistics statement [330](#)
- status, checking simulation [346](#)
- step parameter [204](#), [236](#)
- step size for DC sweep, and convergence problems [587](#)
- stop parameter [236](#)
- stopping a simulation [346](#)
- string parameters [156](#)

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

strobedelay parameter [205](#)
strobeperiod parameter [205](#)
strobing [204](#)
strobing example [206](#)
structural verilog [102](#)
stty utility, UNIX [346](#)
sub parameter [198](#), [235](#)
subcircuit definition example [128](#)
subcircuit example [129](#)
subcircuits [127](#)
supported parameters [122](#)
suppressing messages [586](#)
sweep analysis [233](#)
system-generated messages,
controlling [351](#)

T

tabular data [657](#)
tabular data example [657](#)
tabular data valid values [658](#)
tdelay [640](#)
tdr analysis [186](#)
Temp [104](#)
temp parameter [127](#), [235](#), [294](#)
temp parameter in alter statement [554](#)
tempeffects parameter [310](#)
temperature [104](#)
temperature rise [86](#)
temperature sweep [237](#)
terminal index [314](#)
terminal name [314](#)
terminals as info statement parameter [301](#)
terminal-to-node map [301](#), [333](#)
terminations of Spectre
because of a Spectre error
condition [346](#)
by the operating system [346](#)
manual [346](#)
normal [345](#)
recovering from transient analysis [347](#)
with an error in an analysis [346](#)
testing values of subcircuit parameters [583](#)
tfall [642](#)
time not increasing error message [568](#)
time_value [676](#)
time-domain reflectometer (tdr)
analysis [186](#)
timescale [670](#)
time-step adjustment [204](#)

timestep used, minimum [571](#)
title card [61](#)
title line [61](#)
tmi_she_mindtemp [288](#)
tnom parameter [127](#), [294](#)
tnom parameter in alter statement [554](#)
tolerance control parameters [202](#)
tolerance warnings [570](#)
topcheck=yes [566](#)
tran analysis [186](#)
transfer curves [234](#)
transfer curves with DC analysis [234](#)
transfer function analysis (xf) [186](#)
transient analysis
cktpperiod parameter example [350](#)
convergence problems [589](#)
correcting accuracy problems [590](#)
restarting [350](#)
terminations, recovering from [347](#)
transistors
requesting breakdown region warnings
for [581](#)
trap (integration method parameter) [203](#)
traponly (integration method
parameter) [201](#), [203](#)
trigonometric functions [117](#)
trise [643](#)
triz [656](#)
truncate statement [251](#)
truncation factor [251](#)
tutorial for using Spectre [57](#)
types of analyses [186](#)
typographical conventions [29](#)

U

U [104](#)
unif parameter [250](#)
uniform distribution [250](#)
unit [627](#)
unitless [104](#)
UNIX commands, and environment
defaults [351](#)
unload shared object [607](#)
unusual parameter size warnings [570](#)
upscope [672](#)
usability features [35](#)
user-defined functions [126](#)
uses of state files [551](#)
using analogmodel for model passing [94](#)

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide

V

V [104](#)
vabstol parameter [309](#)
 setting to correct accuracy problems [589](#)
value change data syntax [708](#)
value change dump
 command descriptions [664](#)
 comment [665](#)
 continuous line [665](#)
 data commands [676](#)
 data [676](#)
 time_value [676](#)
 definition commands [666](#)
 \$date [667](#)
 \$enddefinitions [668](#)
 \$scope [669](#)
 \$timescale [670](#)
 \$upscope [672](#)
 \$var [673](#)
 \$version [675](#)
value change dump stimuli [663](#)
values parameter [237](#)
var [673](#)
vbcfwd parameter [583](#)
vbefwd parameter [583](#)
VCD (Value Change Dump) [663](#)
vector patterns [621](#)
vector signal states [658](#)
vector signal states input [658](#)
vector signal states output [659](#)
version [675](#)
viewing output [66](#)
vih [645](#)
vil [646](#)
vname [624](#)
voh [647](#)
vol [648](#)
vref [651](#)
vth [652](#)

 selecting limits
 parameter values [574](#)
warning messages about size of gmin [571](#)
waveform display [67](#)
waveform storage format (WSF) [335](#)
Wb [104](#)
what parameter, of check statement [375](#),
 [581](#)
write parameter [298](#), [550](#)
writefinal parameter [298](#), [550](#)
WSF (waveform storage format) [335](#)
wsfascii (output format) [335](#)
wsfbin (output format) [335](#)

X

xf analysis [186](#)
XPS [44](#)
XPS Variation Analysis [55](#)

W

warning messages
 customizing [574](#)
 options of spectre command [586](#)
 requesting breakdown region warnings
 for transistors [581](#)

Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide
