Table 13-2: Parallel 8080 Timing Characteristics

 $(T_A = -40 \text{ to } 85^{\circ}\text{C}, V_{DDIO} = 1.4\text{V to } 3.6\text{V})$


Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time (write cycle)	75	-	-	ns
t _{cycle}	Clock Cycle Time (read cycle) (Based on VOL/VOH = 0.3*VDDIO/0.7*VDDIO)	450	-	-	ns
t _{AS1}	Address Setup Time between (R/\overline{W}) and D/\overline{C}	0	-	-	ns
t _{AH1}	Address Hold Time between (R/\overline{W}) and D/\overline{C}	0	-	-	ns
t _{AS2}	Address Setup Time between (R/\overline{W}) and \overline{CS}	0	-	-	ns
t _{AH2}	Address Hold Time between (R/\overline{W}) and \overline{CS}	0	-	-	ns
t _{DSW}	Data Setup Time (D0~D7, WRITE)	5	-	-	ns
t _{DHW}	Data Hold Time (D0~D7, WRITE))	5	-	-	ns
t _{ACC}	Data Access Time (D0~D7, READ)	250	-	-	ns
tон	Output Hold time (D0~D7, READ)	100	-	-	ns
PWcsl	Pulse width /CS low (write cycle)	40	-	-	ns
PWcsh	Pulse width /CS high (write cycle)	25	-	-	ns
PW _{CSL}	Pulse width /CS low (read cycle)	500	-	-	ns
PW _{CSH}	Pulse width /CS high (read cycle)	500	-	-	ns
t _R	Rise time	-	-	4	ns
t _F	Fall time	-	-	4	ns

Note: CS can be pulled low during the write cycle, only /RW is needed to be toggled

 SSD2119
 Rev 1.4
 P 71/95
 Jun 2009
 Solomon Systech


Figure 13-2: Parallel 8080-series Interface Timing Characteristics

Write Cycle



Remark: It's highly recommended that $\overline{\text{RD}}$ remains high for the whole write cycle

Read Cycle



Solomon Systech Jun 2009 | P 72/95 | Rev 1.4 | SSD2119