# Implementation of 8-bit Full Adder Using Hierarchical Design Flow in Synopsys ICC2

Annayagari Srujan Reddy

Batch: Training and Internship VLSI EXPERT pvt Imt , Noida

#### **Table of Contents**

- 1. Introduction
- 2. Objective
- 3. Design Description
  - 3.1. 4-bit Full Adder Block
    - 3.1.1. RTL Design Overview And Synthesis
    - 3.1.2. ICC2 Flow
      - Design Import
      - Floorplanning
      - Power Planning
      - Placement
      - CTS
      - Routing
  - 3.2. 8-bit Full Adder Hierarchical Design
    - 3.2.1. Hierarchical Synthesis of 8 Bit Adder
    - 3.2.2. ICC2 Flow
      - Design Import
      - Floorplanning
      - Power Planning
      - Placement
      - CTS
      - Routing
- 4. Results and Analysis
- 5. Challenges Faced
- 6. Conclusion

#### 1. Introduction

In modern digital systems, arithmetic operations are fundamental building blocks, and adders are among the most critical components in arithmetic logic units (ALUs). The efficient design and implementation of adders directly influence the performance, power, and area (PPA) of larger digital systems. In this project, a hierarchical 8-bit full adder is designed using two instances of a 4-bit full adder block. This modular approach enables better scalability, reuse, and management of design complexity.

The implementation flow follows an industry-standard methodology using Synopsys tools. RTL design and synthesis are carried out using **Synopsys Design Compiler**, and the physical design process, from floorplanning to routing, is implemented in **Synopsys ICC2**. This project emphasizes understanding hierarchical digital design and applying the complete RTL-to-GDSII flow for a functional and optimized layout.

#### 2. OBJECTIVE

- To design a hierarchical 8-bit full adder using two 4-bit full adder modules in Verilog.
- To synthesize the design using Synopsys Design Compiler, ensuring functional correctness and optimal gate-level netlist generation.
- To implement the physical design using Synopsys ICC2, covering steps such as floorplanning, power planning, placement, CTS, and routing.
- To explore hierarchical design techniques for better design reuse and integration in digital systems.
- To gain practical hands-on experience in the RTL-to-Physical Design Flow, following industry practices and tool usage.

## 3. Design Description

#### 3.1 4-bit Full Adder Block

## 3.1.1. RTL Design Overview

#### **RTL Code Analysis:**

The 4-bit full adder module is designed in Verilog and forms the fundamental building block for constructing the 8-bit full adder through a hierarchical approach. This design performs the addition of two 4-bit binary numbers (A and B) along with a carry-in ( $C_{in}$ ), and produces a 4-bit sum ( $C_{in}$ ) and a carry-out ( $C_{in}$ ).

The design utilizes three always blocks:

- 1. Input Sampling Block (Clocked): Captures the 4-bit inputs A, B, and the carry-in C\_in on the rising edge of the clock. These are stored in internal registers (reg1, reg2, and c\_in) for synchronous operation.
- 2. Output Assignment Block (Clocked):
  On the rising edge of the clock, the computed sum (sum\_i) and carry-out (c\_out) are assigned to the output ports SUM and C\_out, respectively.
- **3.** Combinational Logic Block:
   This block performs the actual arithmetic operation. It computes the sum and carry-out using the expression {c\_out, sum\_i} = reg1 + reg2 + c\_in, which mimics the behavior of a standard ripple-carry adder.

The module is designed to operate synchronously with respect to the clock, ensuring predictable timing behavior. This structure is also synthesis-friendly and suitable for hierarchical integration into larger digital systems. The use of registers around the arithmetic logic also helps in pipelining and timing closure during synthesis and physical implementation.

## **Synthesis Of 4-BIT Full Adder Block**

## **>** Design Import

- To import the design in the design the design compiler there are some files the should be copied in our directory before proceeding to invade the dc\_shell command.
- The files and directory that should be there in the directory where we are implementing synthesis of the design are: full\_adder.v, rm\_setup [directory] and the sdc file for full adder.
- After copying these files go to rm\_setup → common\_setup.tcl file
   and set the "DESIGN NAME" same as the name of the top module
   in the rtl code which is "full\_adder" and set the PDK\_PATH to the
   path where your library files are present.
- Now invoke the tool with dc\_shell.

### **SCRIPT FOR Design Synthesis**

```
set PDK_PATH /data/pdk/pdk32nm/SAED32_EDK
set RTL_SOURCE_FILES ./full_adder.v
source ./rm_setup/dc_setup.tcl
define_design_lib WORK -path ./WORK
set_app_var hdlin_enable_hier_map true
set_dont_use [get_lib_cells */FADD*]
set_dont_use [get_lib_cells */HADD*]
set_dont_use [get_lib_cells */MUX*]
set_dont_use [get_lib_cells */AO*]
set_dont_use [get_lib_cells */OA*]
set_dont_use [get_lib_cells */NAND*]
set_dont_use [get_lib_cells */XOR*]
analyze -format verilog $RTL_SOURCE_FILES
```

```
elaborate $DESIGN_NAME

current_design

set_verification_top

source ./full_adder.sdc

compile

compile_ultra

report_qor


report_timing > ./reports/timing.rpt

eport_timing


write -format verilog -hierarchy -output

${RESULTS_DIR}/${DCRM_FINAL_VERILOG_OUTPUT_FILE}

write_sdc ./${RESULTS_DIR}/${DCRM_FINAL_SDC_OUTPUT_FILE}
```



Gtech view of 8bit\_full\_adder



Mapped netlist of 8-bit full adder

Area	
Combinational Area: Noncombinational Area: Buf/Inv Area: Total Buffer Area: Total Inverter Area: Macro/Black Box Area: Net Area:	88.950401 98.607874 4.066304 4.07 0.00 0.000000 10.004960
Cell Area: Design Area:	187.558275 197.563236
Design Rules	
Total Number of Nets: Nets With Violations: Max Trans Violations: Max Cap Violations:	68 0 0

report\_qor

```
Report : gor
Design : full adder
Version: V-2023.12-SP4
Date : Fri Apr 11 10:59:05 2025
 Timing Path Group 'Clock'
 Levels of Logic:
                               5.00
 Critical Path Length:
                               0.75
                              -0.15
 Critical Path Slack:
 Critical Path Clk Period:
                              1.00
 Total Negative Slack:
                               -0.65
 No. of Violating Paths:
                              7.00
 Worst Hold Violation:
                               0.00
 Total Hold Violation:
                               0.00
 No. of Hold Violations: 0.00
 Cell Count
 Hierarchical Cell Count:
                                   0
 Hierarchical Port Count:
                                   0
 Leaf Cell Count:
                                  46
 Buf/Inv Cell Count:
                                   2
 Buf Cell Count:
                                  2
 Inv Cell Count:
                                   0
 CT Buf/Inv Cell Count:
                                  0
 Combinational Cell Count:
                                 32
 Sequential Cell Count:
                                  14
 Macro Count:
                                   0
```

```
************
Report : timing
-path full
            -delay max
            -max_paths 1
Design : full_adder
Version: V-2023.12-SP4
Date : Fri Apr 11 10:36:18 2025
 ***********
Operating Conditions: tt0p78vn40c Library: saed32rvt_tt0p78vn40c
Wire Load Model Mode: enclosed
   Startpoint: c_in_reg (rising edge-triggered flip-flop clocked by Clock)
Endpoint: SUM_reg[3] (rising edge-triggered flip-flop clocked by Clock)
   Path Group: Clock
   Path Type: max
   Des/Clust/Port Wire Load Model
                                                                    Library
   full_adder ForQA
                                                                    saed32rvt_tt0p78vn40c
   Point
                                                                    Incr Path

      clock Clock (rise edge)
      0.00
      0.00

      clock network delay (ideal)
      0.00
      0.00

      c_in_reg/CLK (SDFFX1_RVT)
      0.00
      0.00 r

      c_in_reg/ON (SDFFX1_RVT)
      0.16
      0.16 r

      U40/Y (AND2X1_RVT)
      0.09
      0.25 r

      U41/Y (NOR2X0_RVT)
      0.11
      0.36 f

                                                                   0.11 0.36 f

0.16 0.52 r

0.08 0.60 r

0.14 0.74 f

0.01 0.75 f
   U50/Y (NOR4X1_RVT)
   U59/Y (OR2X2_RVT)
   U61/Y (XNOR2X2_RVT)
   SUM_reg[3]/D (DFFX1_RVT)
   data arrival time
                                                                                        0.75

      clock Clock (rise edge)
      1.00

      clock network delay (ideal)
      0.00
      1.00

      clock uncertainty
      -0.30
      0.70

      SUM_reg[3]/CLK (DFFX1_RVT)
      0.00
      0.70

      library setup time
      -0.10
      0.60

   data required time
                                                                                       0.60
   data required time
                                                                                       0.60
   data arrival time
                                                                                      -0.75
   slack (VIOLATED)
                                                                                      -0.15
```

Setup\_timing report

	ing edge-triggered fl reg (rising edge-trig		cked by Clock) flop clocked by Clock)
	Wire Load Model	Library	
full_adder	ForQA	saed32rv	vt_tt0p78vn40c
Point		Incr	Path
clock Clock (risc clock network de reg1_reg[3]/CLK reg1_reg[3]/Q (D U46/Y (AND2X1_RV U37/Y (OR2X1_RVT C_out_reg/D (DFF data arrival time	lay (ideal) (DFFX1_RVT) FFX1_RVT) T) ) X1_RVT) e	0.00 0.00 0.18 0.08 0.08	0.00 r 0.18 r 0.26 r 0.34 r 0.35 r 0.35
<pre>clock Clock (rist clock network de clock uncertaint C_out_reg/CLK (D library hold time data required time</pre>	lay (ideal) y FFX1_RVT) e	0.00 0.00 0.10 0.00 -0.03	0.00 0.10 0.10 r
data required timedata arrival time			0.07 -0.35 

Hold\_timing report

#### 3.1.2 ICC2 Flow Of 4 Bit Full Adder


## 1. Design import

set PDK\_PATH /data/pdk/pdk32nm/SAED32\_EDK/

create\_lib -ref\_libs \$PDK\_PATH/lib/stdcell\_rvt/ndm/saed32rvt\_c.ndm FA\_LIB

read\_verilog {./../DC/results/full\_adder.mapped.v} -library FA\_LIB - design full\_adder -top full\_adder


Link\_block



Standard Cells

## 2. Floorplanning

check\_design -checks dp\_pre\_floorplan
initialize\_floorplan -core\_utilization 0.7 -core\_offset 2.5



Floorplan Initialization


create\_port -direction in VDD

create\_port -direction in VSS

create\_net -power VDD


create\_net -ground VSS

place\_pins -self



Place I/O ports

create\_palcement



Coarse placement

save\_lib

save\_block -as floorplan

## 3. Powerplanning

connect\_pg\_net -pg -automatic

create\_shape -shape\_type rect -layer M7 -boundary  $\{\{0.000 \ 4.341\}\}$   $\{4.003 \ 4.924\}\}$  -port VDD


create\_shape -shape\_type rect -layer M7 -boundary  $\{0.000\ 12.312\}$   $\{2.205\ 12.590\}\}$  -port VSS

## #creating core power ring

create\_pg\_ring\_pattern core\_ring -horizontal\_layer M7 - horizontal\_width 0.4 -horizontal\_spacing 0.3 -vertical\_layer M8 - vertical\_width 0.4 -vertical\_spacing 0.36

set\_pg\_strategy ring\_stratergy -core -pattern {{name:core\_ring}}
{nets:{VDD VSS}} {offset:{1 1}}}

compile\_pg -strategies ring\_stratergy




Core power ring

## #creating power mesh

```
create_pg_mesh_pattern mesh -layers {{{vertical_layer:M6} {width:0.34}
{spacing:interleaving} {pitch:2} {offset:0.7}} {{horizontal_layer:M5}
{width:0.32} {spacing:interleaving} {pitch:1} {offset:0.6}}
{{vertical_layer:M4} {width:0.3} {spacing:interleaving} {pitch:0.9}
{offset:0.5}}}
```

set\_pg\_strategy core\_mesh -pattern {{pattern:mesh} {nets:VDD VSS}} core -extension {stop:innermost\_ring}

compile\_pg -strategies core\_mesh




Core mesh

#std cell routes

create\_pg\_std\_cell\_conn\_pattern std\_cell\_rail -layers M1 -rail\_width 0.5
set\_pg\_strategy rail\_stratergy -core -pattern {{name:std\_cell\_rail}}
{nets:VDD VSS}}

compile\_pg -strategies rail\_stratergy



Std\_cells rails

check\_pg\_drc

```
icc2_shell> check_pg_drc

Command check_pg_drc started at Fri Apr 11 12:25:28 2025

Command check_pg_drc finished at Fri Apr 11 12:25:28 2025

CPU usage for check_pg_drc: 0.01 seconds ( 0.00 hours)

Elapsed time for check_pg_drc: 0.01 seconds ( 0.00 hours)

No errors found.
```

### check\_pg\_connectivity

```
icc2_shell> check_pg_connectivity
Checking secondary net through power switch is enabled.
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD Secondary Net:
Primary Net : VSS
                     Secondary Net:
Loading cell instances...
Number of Standard Cells: 50
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 50
Number of VDD Vias: 791
Number of VDD Terminals: 0
 ************Verify net VDD connectivity************
  Number of floating wires: 0
 Number of floating vias: 0
 Number of floating std cells: 50
Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 48
Number of VSS Vias: 814
Number of VSS Terminals: 0
 *********Verify net VSS connectivity***********
 Number of floating wires: 0
  Number of floating vias: 0
 Number of floating std cells: 50
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
```

## check\_pg\_missing\_vias

```
icc2_shell> check_pg_missing_vias
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
icc2_shell>
```

```
save_lib
save_block -as powerplan
```

#### 4. Placement

```
set PDK_PATH /data/pdk/pdk32nm/SAED32_EDK
set SDC_PATH
"/ve/ti home/ti srujan 658/Desktop/Hierarchal eight bit/DC/results/full
adder.sdc"
read sdc $SDC PATH
set_app_options -name place.coarse.continue_on_missing_scandef -
value true
set app options -name place opt.flow.enable ccd -value true
set_app_options -name place_opt.flow.clock_aware_placement -value
true
set_app_options -name place_opt.place.congestion_effort -value high
check_design -checks pre_placement_stage
set mode1 "func"
set corner1 "slow"
set scenario1 "${mode1}_${corner1}"
create_mode $mode1
create_corner $corner1
create_scenario -name $scenario1 -mode $mode1 -corner $corner1
set parasitic1 "p1"
set tluplus file$parasitic1
"$PDK_PATH/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus"
set layer map file$parasitic1
"$PDK_PATH/tech/star_rcxt/saed32nm_tf_itf_tluplus.map"
```

read\_parasitic\_tech -tlup \$tluplus\_filep1 -layermap \$layer\_map\_filep1 name p1

set\_parasitic\_parameters -late\_spec \$parasitic1 -early\_spec \$parasitic1

set\_dont\_use [get\_lib\_cells \*/FADD\*]

set\_dont\_use [get\_lib\_cells \*/HADD\*]

set\_dont\_use [get\_lib\_cells \*/MUX\*]


set\_dont\_use [get\_lib\_cells /\*OR\*]


set\_operating\_conditions -max\_library \$PDK\_PATH/lib/stdcell\_rvt/db\_ccs/saed32rvt\_ss0p75v125c.db

create\_clock -period 0.95 [get\_ports Clock]

set\_scenario\_status func\_slow -hold false -setup true -leakage\_power true -dynamic\_power true -max\_capacitance true -min\_capacitance false -max\_transition true -active true

place\_opt






Placement of std cells

## 5. CTS


check\_design -checks pre\_clock\_tree\_stage
synthesize\_clock\_trees



Here in the above image we can observe the clock tree is built initially before running the clock tree optimization command .


So here the clock tree is built from the clock port of the block design to the sink pins of the leaf cells .

The clock tree is built in way to balance and maintain the minimum skew so that the cells are synchronized properly.



set\_app\_options -name cts.compile.enable\_local\_skew -value true set\_app\_options -name cts.optimize.enable\_local\_skew -value true set\_app\_options -name cts.compile.enable\_global\_route -value true set\_clock\_tree\_options -target\_latency 0.3 -target\_skew 0.02 -corner \$corner1/slow

clock\_opt



## 6. Routing

check\_design -checks pre\_route\_stage

set\_app\_options -name route.global.timing\_driven -value true

set\_app\_options -name route.global.crosstalk\_driven -value true

set\_app\_options -name route.track.timing\_driven -value true

set\_app\_options -name route.track.crosstalk\_driven -value true

set\_app\_options -name route.detail.timing\_driven -value true

set\_app\_options -name route.detail.antenna -value true

set\_app\_options -name route.detail.antenna -value true

set\_app\_options -block [current\_block] -name
route.detail.diode\_libcell\_names -value {ANTENNA ANTENNA2}


set\_app\_options -block [current\_block] -name
route.detail.diode\_libcell\_names -value {\*/ANTENNA}

set\_app\_options -block [current\_block] -name
route.detail.diode\_libcell\_names -value {\*/ANTENNA\_HVT}


set\_app\_options -block [current\_block] -name
route.detail.diode\_libcell\_names -value {\*/ANTENNA\_RVT}

route\_global

route\_track




Track assignment




Clock network with track assignment

## route\_detail



Signal routing


route\_opt



#### report\_congestion

```
check_lvs
check_routes
check_routability
write_sdc FA.sdf
write_verilog routed_full_adder.route.v
write_lef -design full_adder full_adder.lef
write_gds FA.gds
create_frame
```

This is the frame view of 4 bit full adder viewed in Library manager tool { lm\_shell }



#### **Reports:**

data required time

data arrival time

slack (MET)

Startpoint: SUM\_reg[2] (rising edge-triggered flip-flop clocked by Clock) Endpoint: SUM[2] (output port clocked by Clock) Mode: func Corner: slow Scenario: func\_slow Path Group: \*\*reg2out\_default\*\* Path Type: max Point Incr Path 0.00 0.00 clock Clock (rise edge) clock network delay (propagated) 0.07 0.07 SUM reg[2]/CLK (DFFX1 RVT) 0.00 0.07 r SUM\_reg[2]/Q (DFFX1\_RVT) 0.09 0.16 f SUM[2] (out) 0.16 f 0.00 data arrival time 0.16 clock Clock (rise edge) 1.00 1.00 clock network delay (propagated) 0.07 1.07 clock uncertainty -0.30 0.77 output external delay -0.50 0.27 data required time 0.27

0.27

-0.16

0.11

Post CTS setup timing

```
Startpoint: regl_reg[2] (rising edge-triggered flip-flop clocked by Clock)
Endpoint: SUM_reg[2] (rising edge-triggered flip-flop clocked by Clock)
Mode: func
Corner: slow
Scenario: func slow
Path Group: Clock
Path Type: min
Point
                                                        Path
                                               Incr
clock Clock (rise edge)
                                               0.00
0.07
                                                        0.00
clock network delay (propagated)
                                                        0.07
reg1 reg[2]/CLK (DFFX1 RVT)
                                              0.00
                                                        0.07 r
reg1_reg[2]/Q (DFFX1_RVT)
                                              0.08
                                                        0.15 r
ctmTdsLR_1_205/Y (XNOR3X1_RVT)
                                               0.03
                                                        0.18 r
SUM_reg[2]/D (DFFX1_RVT)
                                               0.00
                                                        0.18 r
data arrival time
                                                        0.18
clock Clock (rise edge)
                                               0.00
                                                        0.00
clock network delay (propagated)
                                              0.07
                                                        0.07
SUM reg[2]/CLK (DFFX1 RVT)
                                              0.00
                                                        0.07 r
clock uncertainty
                                              0.10
                                                        0.17
library hold time
                                              -0.00
                                                        0.17
data required time
                                                        0.17
data required time
                                                        0.17
data arrival time
                                                       -0.18
slack (MET)
                                                        0.01
```

Post CTS hold timing

Global timing report

## 1. Generate .lib of 4bit FA from primetime

extract\_model -output full\_adder -format lib

```
pt_shell
set link_path
/data/pdk/pdk32nm/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt0p78vn4
0c.db
read_verilog ./../DC/full_adder_routed.v
link_design
current_design
read_sdc ./../Constraints/full_adder.sdc
read_parasitics ./../DC/full_adder_func_slow.spef.p1_125.spef
report_timing
```

Startpoint: reg2\_reg[0] (rising edge-triggered flip-flop clocked by Clock) Endpoint: SUM\_reg[3] (rising edge-triggered flip-flop clocked by Clock) Path Group: Clock Path Type: max Point Incr Path clock Clock (rise edge) 0.00 0.00 clock network delay (ideal) 0.00 0.00 reg2\_reg[0]/CLK (SDFFX1\_RVT) 0.00 0.00 r reg2\_reg[0]/QN (SDFFX1\_RVT)
U13/Y (AND2X1\_RVT) 0.18 & 0.18 r 0.09 & 0.26 r U12/Y (NOR2X0\_RVT) 0.09 & 0.36 f U27/Y (NOR4X1\_RVT) 0.15 & 0.51 r ctmTdsLR\_2\_203/Y (NOR2X0\_RVT) 0.10 & 0.60 f ctmTdsLR\_1\_202/Y (XNOR3X1\_RVT) 0.25 & 0.85 f SUM\_reg[3]/D (DFFX1\_RVT) 0.00 & 0.85 f 0.85 data arrival time clock Clock (rise edge) 1.00 1.00 clock network delay (ideal)
SUM\_reg[3]/CLK (DFFX1\_RVT) 0.00 1.00 1.00 r clock reconvergence pessimism 0.00 1.00 clock uncertainty -0.30 0.70 library setup time -0.13 0.57 data required time 0.57 data required time 0.57 data arrival time -0.85 slack (VIOLATED) -0.28

### Setup report

eport : analysis_ esign : full_adde ersion: W-2024.09 ate : Fri Apr l ************	r -SP1	25 *****	***		
Type of Check	Total		Met	Violated	Untested
setup	16	9	( 56%)	5 ( 31%)	2 ( 13%)
nold	16	5	(31%)	0 ( 0%)	11 ( 69%)
nin_pulse_width	28	28	(100%)	0 ( 0%)	0 ( 0%)
out_setup	5	5	(100%)	0 ( 0%)	0 ( 0%)
out_hold	5	Θ	( 0%)	0 ( 0%)	5 (100%)
All Checks	70	47	( 67%)	5 ( 7%)	18 ( 26%)

Analysis coverage report

Startpoint: regl\_reg[2] (rising edge-triggered flip-flop clocked by Clock) Endpoint: SUM\_reg[2] (rising edge-triggered flip-flop clocked by Clock) Path Group: Clock Path Type: min Point Path Incr clock Clock (rise edge) 0.00 0.00 clock network delay (ideal) 0.00 0.00 regl\_reg[2]/CLK (DFFX1\_RVT) 0.00 0.00 r 0.20 r reg1\_reg[2]/Q (DFFX1\_RVT) 0.20 & ctmTdsLR\_1\_205/Y (XNOR3X1\_RVT) 0.08 & 0.28 r SUM\_reg[2]/D (DFFX1\_RVT) 0.00 & 0.28 r 0.28 data arrival time clock Clock (rise edge) 0.00 0.00 clock network delay (ideal) 0.00 0.00 SUM\_reg[2]/CLK (DFFX1\_RVT) 0.00 r clock reconvergence pessimism 0.00 0.00 clock uncertainty 0.10 0.10 library hold time -0.04 0.06 data required time 0.06 data required time 0.06 data arrival time -0.28 slack (MET) 0.21

Hold report

Global timing report

```
Attributes:
   b - black-box (unknown)
   h - hierarchical
   n - noncombinational
   u - contains unmapped logic
   A - abstracted timing model
   E - extracted timing model
   S - Stamp timing model
   Q - Quick timing model (QTM)
Reference
                           Unit Area Count Total Area Attributes
                 Library
AND2X1_RVT
                 saed32rvt_tt0p78vn40c
                                 2.03
                                         10
                                                   20.33
DFFX1 RVT
                 saed32rvt_tt0p78vn40c
                                 6.61
                                         13
                                                   85.90
                                                              n
NBUFFX2 RVT
                 saed32rvt_tt0p78vn40c
                                         1
                                                    2.03
                                 2.03
NBUFFX4 RVT
                 saed32rvt_tt0p78vn40c
                                 2.54
                                         1
                                                    2.54
NOR2X0 RVT
                 saed32rvt_tt0p78vn40c
                                         7
                                                   17.79
NOR3X0 RVT
                 saed32rvt_tt0p78vn40c
                                         2
                                                    5.59
NOR4X1 RVT
                 saed32rvt_tt0p78vn40c
                                                    3.05
OR2X1_RVT
                 saed32rvt_tt0p78vn40c
                                                    2.03
SDFFX1_RVT
              saed32rvt_tt0p78vn40c
                                 8.64
                                         1
                                                   8.64
XNOR2X1_RVT saed32rvt_tt0p78vn40c
                                 4.32
                                         2
                                                    8.64
XNOR3X1_RVT saed32rvt_tt0p78vn40c
                                                    18.30
Total 11 references
                                                   174.85
```

Report\_references

```
report_design
pt_shell> report_design
                        report_design_mismatch report_design_variation
Report : design
Design : full_adder
Version: W-2024.09-SP1
Date : Fri Apr 11 16:49:39 2025
Design Attribute
                                          Value
Operating Conditions:
 analysis_type
                                          on_chip_variation
  operating_condition_min_name
                                          tt0p78vn40c
  process_min
  temperature_min
                                          -40
 voltage_min
                                          0.78
  tree_type_min
                                          balanced_case
  operating_condition_max_name
                                          tt0p78vn40c
 process_max
  temperature_max
                                          -40
                                          0.78
  voltage_max
  tree_type_max
                                          balanced_case
Wire Load:
                                          (use report_wire_load for more information)
 wire_load_mode
wire_load_model_max
wire_load_model_library_max
                                          enclosed
                                          ForQA
                                          saed32rvt_tt0p78vn40c
 wire_load_selection_type_max
                                          automatic-by-area
 wire_load_model_min
                                          ForQA
 wire_load_model_library_min
                                          saed32rvt_tt0p78vn40c
 wire load selection type min
                                          automatic-by-area
 wire_load_selection_group_max
                                          predcaps
 wire_load_selection_group_min
                                          predcaps
 wire load min_block_size
                                          0
```

report\_design

Timing Path Group 'Clock'	(max_delay/setup)
Levels of Logic:	6
Critical Path Length:	0.85
Critical Path Slack:	-0.28
Total Negative Slack:	-0.78
No. of Violating Paths:	5
Timing Path Group 'Clock'	(min_delay/hold)
Levels of Logic:	2
Critical Path Length:	0.28
Critical Path Slack:	0.21
Total Negative Slack:	0.00
No. of Violating Paths:	Θ
Area	
Net Interconnect area:	9.10
Total cell area:	174.85
Design Area:	183.95
Cell & Pin Count	
Pin Count:	147
Hierarchical Cell Count:	Θ
Hierarchical Port Count:	Θ
Leaf Cell Count:	42

### 3.2 8 Bit Full Adder Hierarchal Design


### 3.2.1 Hierarchal Synthesis Of 8 Bit Full Adder

Extract the .lib file in

read\_lib ./../PT/full\_adder.lib

# Write the library in .db format for later use in PT or DC write\_lib full\_adder -output full\_adder.db -format db

```
Primetime
# Set the standard cell library path
set link_path /data/pdk/pdk32nm/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt0p78vn40c.db
# Read the synthesized and routed Verilog netlist
read_verilog ./../ICC2/data/final_full_adder_routed_netlist.v
# Link the design (required after reading netlist)
link design
# Optional: Confirm current design name
current_design
# Read the timing constraints (SDC)
read_sdc ./../Constraints/full_adder.sdc
# Read the parasitics (post-layout)
read_parasitics ./../ICC2/data/full_adder_func_slow.spef.p1_125.spef
# Generate timing report (for verification)
report_timing
# Extract Liberty model with parasitics and constraints applied
extract model -output final full adder -format lib
# Switch to Library Compiler Shell (LC Shell) to work with Liberty files
# Run this from LC shell environment (optional header for clarity)
#FA lc shell
# Read the Liberty model generated from extract_model
```



Gtech view of 8-bit FA

```
Report : cell
Design : eight_bit_full_adder
Version: V-2023.12-SP4
Date : Fri Apr 11 17:20:20 2025
Attributes:
   b - black box (unknown)
   d - dont_touch
   h - hierarchical
   n - noncombinational
   r - removable
   u - contains unmapped logic
Cell
                          Reference
                                          Library
                                                              Area Attributes
u1
                          full_adder
                                         full_adder
                                                          183.948364
                                                                    b, d
                          full_adder
                                          full_adder
u2
                                                          183.948364
                                                                    b, d
Total 2 cells
                                                          367.896729
```

report\_cell


```
Connections for cell 'ul':
                       full_adder
    Reference:
   Library:
                        full_adder
    Input Pins
                        Net
   A[0]
                        A[0]
   A[1]
                        A[1]
   A[2]
                        A[2]
   A[3]
                        A[3]
   B[0]
                        B[0]
   B[1]
                        B[1]
                        B[2]
    B[2]
   B[3]
                        B[3]
   C_in
                        C_in
   clock
                        Clock
   Output Pins
                        Net
    C_out
                        coutl
    SUM[0]
                        SUM[0]
    SUM[1]
                        SUM[1]
   SUM[2]
                        SUM[2]
   SUM[3]
                        SUM[3]
```

Output Pins	Net		
C_out	coutl		
SUM[0]	SUM[0]		
SUM[1]	SUM[1]		
SUM[2]	SUM[2]		
SUM[3]	SUM[3]		
Connections for cell	'u2':		
Reference:	full_adder		
Library:	full_adder		
Input Pins	Net		
A[0]	A[4]		
A[1]	A[5]		
A[2]	A[6]		
A[3]	A[7]		
B[0]	B[4]		
B[1]	B[5]		
B[2]	B[6]		
B[3]	B[7]		
C_in	cout1		
Clock	Clock		
Output Pins	Net		
C_out	C_out		
SUM[0]	SUM[4]		
SUM[1]	SUM[5]		
SUM[2]	SUM[6]		
SUM[3]	SUM[7]		

Report\_connections

```
**************
Report : timing
      -path full
       -delay max
      -max paths 1
Design : eight bit full adder
Version: V-2023.12-SP4
Date : Fri Apr 11 17:24:41 2025
**************
Operating Conditions: tt0p78vn40c Library: saed32rvt_tt0p78vn40c
Wire Load Model Mode: enclosed
 Startpoint: u2 (rising edge-triggered flip-flop)
 Endpoint: SUM[6] (output port)
 Path Group: (none)
 Path Type: max
 Des/Clust/Port Wire Load Model Library
 eight_bit_full_adder
                  8000
                                      saed32rvt tt0p78vn40c
 Point
                                      Incr Path
                                      0.00
 u2/Clock (full_adder)
                                             0.00 r
0.19 r
 u2/SUM[2] (full adder)
                                     0.19
 SUM[6] (out)
                                      0.00
                                               0.19 r
 data arrival time
                                                0.19
 (Path is unconstrained)
```

Timing report before sdc



Mapped netlist

### 3.2.2 ICC2\_FLOW OF EIGHT BIT FULL ADDER:


### **FLOORPLAN:**

set PDK\_PATH /data/pdk/pdk32nm/SAED32\_EDK/


create\_lib -ref\_libs "\$PDK\_PATH/lib/stdcell\_rvt/ndm/saed32rvt\_c.ndm ./FA\_LIB1/lib.ndm" EIGHT\_BIT\_FULL\_ADDER\_LIB3

read\_verilog {./../DC/results/eight\_bit\_full\_adder.mapped.v} -library EIGHT\_BIT\_FULL\_ADDER\_LIB1 -design eight\_bit\_full\_adder -top eight\_bit\_full\_adder

link\_block



read\_tech\_lef ./full\_adders.lef
initialize\_floorplan -core\_offset 5 -side\_length {60 70}




set\_attribute -objects [get\_cells u1] -name origin -value {8 8}

set\_attribute -objects [get\_cells u2] -name origin -value {8 32}


set\_attribute -objects [get\_cells "u1 u2"] -name physical\_status fixed -value placed

set\_fixed\_objects [get\_cells -filter "is\_soft\_macro"]

get\_attribute [get\_cells \*] is\_fixed



Soft\_macros placement



Keep\_out margins

create\_port -direction in VDD

create\_port -direction in VSS

create\_net -power VDD


create\_net -ground VSS

place\_pins -self

save\_lib

save\_block -as floorplan

create\_pg\_region pg\_0 -block u1
create\_pg\_region pg\_1 -block u2
create\_pg\_region C1 -core -exclude\_regions "pg\_0 pg\_1"




connect\_pg\_net -automatic -pg -all\_blocks

create\_pg\_ring\_pattern core\_ring\_pattern -horizontal\_layer M9 - horizontal\_width 0.4 -horizontal\_spacing 0.7 -vertical\_layer M8 -vertical\_width 0.4 -vertical\_spacing 0.7

 $set\_pg\_strategy\ core\_power\_ring\ -core\ -pattern\ \{\{name:core\_ring\_pattern\}\}$   $\{nets: \{VDD\ VSS\}\}\ \{offset: \{1.5\ 1.5\}\}\}$ 

compile\_pg -strategies core\_power\_ring


### **POWERPLAN:**



create\_pg\_mesh\_pattern mesh -layers {{{vertical\_layer: M6} {width: 0.4} {spacing: interleaving} {pitch: 2} {offset: 1}} {{horizontal\_layer: M7} {width: 0.4} {spacing: interleaving} {pitch: 2} {offset: 1}}}


set\_pg\_strategy core\_mesh -pattern {{name: mesh} {nets: VDD VSS}} pg\_regions C1 -pattern { {pattern:mesh} {nets: VDD VSS}} -extension {{{side:
234} {direction: T B R}{stop: innermost\_ring}}}

compile\_pg -strategies core\_mesh



create\_pg\_std\_cell\_conn\_pattern std\_cell\_rail -layers M1 -rail\_width 0.5
set\_pg\_strategy rail\_strategy -pg\_regions C1 -pattern {{name: std\_cell\_rail}
{nets: VDD VSS}}

### compile\_pg -strategies rail\_strategy



# check\_pg\_drc

```
icc2_shell> check_pg_drc

Command check_pg_drc started at Fri Apr 11 18:44:17 2025

Command check_pg_drc finished at Fri Apr 11 18:44:17 2025

CPU usage for check_pg_drc: 0.07 seconds ( 0.00 hours)

Elapsed time for check_pg_drc: 0.07 seconds ( 0.00 hours)

No errors found.
```

Check\_pg\_connectivity

```
Secondary net will be checked together from primary net. They will be
Primary Net : VDD Secondary Net:
Primary Net : VSS Secondary Net:
Loading cell instances...
Number of Standard Cells: 0
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 2
Loading P/G wires and vias...
Number of VDD Wires: 87
Number of VDD Vias: 1054
Number of VDD Terminals: 0
***********Verify net VDD connectivity***********
 Number of floating wires: 0
 Number of floating vias: 0
 Number of floating std cells: 0
 Number of floating hard macros: 0
 Number of floating I/O pads: 0
 Number of floating terminals: 0
 Number of floating hierarchical blocks: 0
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 84
Number of VSS Vias: 1082
Number of VSS Terminals: 0
***********Verify net VSS connectivity***********
 Number of floating wires: 0
 Number of floating vias: 0
 Number of floating std cells: 0
 Number of floating hard macros: 0
 Number of floating I/O pads: 0
 Number of floating terminals: 0
 Number of floating hierarchical blocks: 0
Overall runtime: O seconds.
```

#### PLACEMENT:

set PDK\_PATH /data/pdk/pdk32nm/SAED32\_EDK

read\_sdc ./../Constraints/full\_adder.sdc

set\_app\_options -name place.coarse.continue\_on\_missing\_scandef -value true


set\_app\_options -name place\_opt.flow.enable\_ccd -value true

set\_app\_options -name place\_opt.flow.clock\_aware\_placement -value true


```
set_app_options -name place_opt.place.congestion_effort -value high
set mode1 "func"
set corner1 "slow"
set scenario1 "${mode1}_${corner1}"
create_mode $mode1
create corner $corner1
create_scenario -name $scenario1 -mode $mode1 -corner $corner1
set parasitics "p1"
read parasitic tech -tlup
"/data/pdk/pdk32nm/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmax.tlu
plus" -layermap
"/data/pdk/pdk32nm/SAED32_EDK/tech/star_rcxt/saed32nm_tf_itf_tluplus.ma
p" -name p1
set_eary_data_check_policy -checks hier.block.missing_frame_view -policy
tolerate
create_placement -effort high
set_parasitic_parameters -late_spec $parasitics -early_spec $parasitics
set_dont_use [get_lib_cells /*FADD*]
set_dont_use [get_lib_cells /*HADD*]
set dont use [get lib cells /*NAND*]
set_dont_use [get_lib_cells /*OR*]
set_scenario_status func_slow -hold true -setup true -leakage_power true -
max_capacitance true -min_capacitance true -dynamic_power true -
max transition true -active true
place_opt
```

CTS: synthesize\_clock\_trees

clock\_opt




Clock buffers are added in cts



Signal route(virtual and clock buffers are not visible because I switched off standard cells in gui mode)

# **ROUTING:**



All port nets connected to respective pins

## Congestion report

Startpoint: u2/SUM_reg[0] (rising edge-triggered Endpoint: SUM[4] (output port clocked by Clock) Mode: func Corner: slow Scenario: func_slow Path Group: **reg2out_default** Path Type: max	flip-flop	clocked by Clock)
Point	Incr	Path
clock Clock (rise edge) clock network delay (propagated)	0.00 0.09	0.00 0.09
u2/SUM_reg[0]/CLK (DFFX1_RVT) u2/SUM_reg[0]/Q (DFFX1_RVT) SUM[4] (out) data arrival time	0.00 0.10 0.00	
	1.00 0.00 -0.30 -0.50	1.00
data required time data arrival time		0.20 -0.18
slack (MET)		0.02

Final setup

Endpoint: u1/SUM_reg[0] (rising edge-triggered Mode: func Corner: slow Scenario: func_slow Path Group: Clock Path Type: min	flip-flop	clocked	by	Clock)
Point	Incr	Path		
clock Clock (rise edge) clock network delay (propagated)	0.00 0.08			
u1/c_in_reg/CLK (DFFX1_RVT) u1/c_in_reg/QN (DFFX1_RVT) u1/U38/Y (XNOR3X1_RVT) u1/SUM_reg[0]/D (DFFX1_RVT) data arrival time	0.00 0.07 0.03 0.00	0.16 f 0.19 f	f f	
<pre>clock Clock (rise edge) clock network delay (propagated) u1/SUM_reg[0]/CLK (DFFX1_RVT) clock uncertainty library hold time data required time</pre>	0.00 0.09 0.00 0.10 -0.00	0.09 i 0.19	r	
data required time data arrival time		0.18 -0.19		
slack (MET)		0.01		

# 4 Report and Analysis:

In this project, a hierarchical physical design and synthesis flow was implemented for an 8-bit full adder using two 4-bit full adders. The process began with RTL synthesis of the 4-bit full adder in **Design Compiler (DC)**. The design was synthesized using a 32nm SAED standard cell library (saed32rvt\_tt\_1p0v\_25c.lib), targeting a clock period of **1ns** with input and output delays set to **50% of the clock period**. The synthesized netlist revealed **46 total leaf cells**, including **32 combinational cells**, **14 sequential cells**, and **2 buffer cells**. The mapped design achieved a **maximum setup slack of 0.11ns** and a **hold slack of 0.01ns**, indicating good timing closure. The area report showed a **total cell area of 187.61 \mum²**, with **combinational area** of **88.95 \mum²**, **non-combinational area** of **98.6 \mum²**, and **buffer area** of **4.06 \mum²**. No violations were found in max transition or max capacitance, and the total number of nets was **68**. The technology-mapped netlist and the SDC constraints were then exported for further physical implementation.

Using ICC2, the mapped 4-bit full adder netlist was imported for floorplanning and physical design. The flow began by defining library paths and creating a block and library (FA\_LIB). The design was floorplanned with a core offset of 2.5 units. Power and ground ports (VDD, VSS) were created and connected using rings, mesh, and rail-based power strategies. A combination of M4, M6, M7, and M8 layers were used for PG routing with carefully defined patterns. After creating the power grid and running DRC and connectivity checks, the floorplanned design was saved. Placement was optimized with clock-aware and congestion-driven placement options, and a scenario (func\_slow) was created using the slow corner and parasitic extraction (tluplus) models for SAED 32nm technology. Post-placement timing was validated using the same SDC constraints from DC. Clock tree synthesis was performed, followed by optimization and post-CTS hold timing analysis. The design was then routed with timing- and crosstalk-driven options enabled, along with antenna rule compliance using diode insertion. Post-route reports including timing, congestion, and DRC confirmed a successful layout. The design outputs included a routed netlist, LEF, and SPEF file.

For library modeling, **PrimeTime** was used to load the routed netlist and extracted parasitics (SPEF), followed by timing report generation and **library extraction** in .lib format. This .lib file was then converted to a .db using **Library Compiler**, enabling its inclusion in downstream synthesis flows as a macro cell. This .db of the 4-bit full adder was later linked in the **common.tcl** of the RM flow.

The final stage involved performing RTL-to-GDSII flow for the 8-bit full adder, using the previously generated .db file as a hierarchical block. RTL synthesis was conducted in DC with the 8-bit adder Verilog code using hierarchical mapping enabled. Specific cells like FADD, HADD, INV, NAND, and OR gates were set as dont\_use to force reuse of the hierarchical macro. Post-synthesis netlist and SDC were passed to ICC2 for floorplanning, placement, clock tree synthesis, and routing. The .ndm file for the full adder macro was included in the ICC2 database to support macro-aware physical design.

Overall, the hierarchical design methodology resulted in efficient area utilization, clean timing closure, and successful integration of custom IP blocks using Synopsys tools, showcasing an end-to-end digital implementation of an 8-bit full adder using industry-standard flows.

## 4 Challenges Faced:

### Physical Design Debugging Experience – 8-bit and 4-bit Full Adder

#### 1. Short Violations

- o Faced short violations during physical design.
- o Couldn't clear all, but minimized them significantly through optimization and refinement in routing stages.

### 2. Metal1 (M1) Spacing Issues

- o Encountered minimum spacing violations in M1 layer.
- Resolved by adjusting routing constraints and ensuring minimum design rules were met.

#### 3. M6 Via Drop Issue in Power Mesh

- o In the power mesh, vias were not dropping properly on the M6 layer.
- o Resolved by increasing the width of the M6 layer in the power mesh to meet via enclosure rules.

#### 4. M8 Via Missing in Core Power Ring

- o A via was not getting dropped in the core power ring on M8.
- o Fixed the issue by increasing the M8 layer width to meet DRC and enclosure constraints.

#### 5. Floating Straps in M7

- o Observed some floating nets on M7 straps during power planning.
- Resolved by maintaining proper pitch and connectivity across straps to eliminate floating segments.

#### 6. Clock Tree Synthesis Failure in Hierarchical 8-bit Full Adder

- Clock tree synthesis (CTS) couldn't proceed due to a max transition violation on the clock path at the top level.
- Solved by relaxing the max transition constraint, allowing CTS to complete successfully.

#### 7. Clock Routing Rule and NDR Handling

- o Faced difficulty with clock net routing due to undefined NDR rules.
- o Set clock routing rules to follow **default NDR**, which enabled successful clock tree build and clean routing.

### 8. Routing Completion Post-CTS

- o After resolving CTS and clock routing issues, proceeded with signal routing for the complete design.
- Ensured DRC clean routing with optimized wirelength and minimal congestion.

# 6. Conclusion:

Through this project, I developed problem-solving and debugging skills by analyzing reports, identifying physical design issues, and applying effective solutions. I gained hands-on experience in resolving short violations, spacing issues, via drops, floating nets, congestion, and clock tree synthesis challenges.

This helped me build a solid understanding of the full physical design flow, enhanced my ability to read and interpret tool reports, and strengthened my practical knowledge of optimization in different design scenarios.