



Buffer Controller: buffer should have 2 signals, one showing the buffer is not filled and an still get now values. (ready). Ones show now it he value and outher Component: like spads can read from that (valid).

clock cycle.




Data spack Controllers module is responsible for managing the Communication between the data buffer and the scratch pad (spads) memory.

It Controls the state transition bais on the buffer readiness and the FIFO status, ensuring data is properly written to spads.



- -> wating for the buffer to be ready (IDLE).
- -> Preparing to write date when the buffer is ready (START).
- -> Actively writing data to the SPAD when the FIFO is not empty (write-SPAD).
- -> Compliting the write operation and signaling readiness (write-spa02).
- -> Actively writing data to the SPAD when the FIFO is not empty (write-SPAD).

5, main Contoroller (PE Controller) & responsible for manging the Control signal for the processing elements (PEs) in the system.



- whiting for both input activation and weight SPAD controllers to be ready (IDIE) -
- > Enabling the processing pipe line when both Controllers are ready (Redy).
- -> managing the Counter clear signal and pipeline enable signal based on the State transition.

Port chime	tupe	width	Description
cik	input	1	clock signal.
rstn	input	1	reset signal (Active low).
iact_spad-Gutreller.ready	input	1	signal indicating IACT spad antrollerisheady.
weight-spad. Controller ready	input	1	signal indicating weight spad Controller is ready.
pipe-en	output	1	Enable signal to start pipeline process.

