



## 1, Register Scratch pad:



A single port register array scratchpad memory that allows read and write operations in single clock cycle.

## 2, SRAM Scratch pad:



A synchronous SRAM scratchpad designed to allow read and write operation within a single clock cycle.

810100245

810100274


810100140

علی بن حاشی

محمد علی عسیر


محمد علی داورزنی

Buffer Controller: buffer should have 2 signals, one showing the buffer is not filled and can still get new values. (ready). One's show now it's value and other components like SPADs can read from that (valid).




Data Spad Controller module is responsible for managing the Communication between the data buffer and the scratch pad (SPADs) memory.

It Controls the state transition basis on the buffer readiness and the FIFO status, ensuring data is properly written to SPADs.



- waiting for the buffer to be ready (IDLE).
- preparing to write data when the buffer is ready (START).
- Actively writing data to the SPAD when the FIFO is not empty (write-SPAD).
- Completing the write operation and signaling readiness (write-SPAD2).
- Actively writing data to the SPAD when the FIFO is not empty (write-SPAD).

5, main Controller (PE Controller) is responsible for managing the Control signal for the processing elements (PEs) in the system.



- waiting for both input activation and weight SPAD controllers to be ready (IDLE).
- Enabling the processing pipe line when both controllers are ready (Ready).
- managing the Counter clear signal and pipeline enable signal based on the state transition.

Port Name	type	width	Description
clk	input	1	clock signal.
rstn	input	1	reset signal (Active low).
iact_spad_Controller_ready	input	1	signal indicating IACT SPad Controller is ready.
weight_spad_Controller_ready	input	1	signal indicating weight SPad Controller is ready.
pipe_en	output	1	Enable signal to start pipeline process.