```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Stopwatch is
    Port ( start stop : in STD LOGIC;
           reset : in STD LOGIC;
           clk in : in STD LOGIC;
           DISPO : out STD LOGIC VECTOR (6 downto 0);
           AN : out STD LOGIC VECTOR (3 downto 0);
           dp : out std logic );
end Stopwatch;
architecture Behavioral of Stopwatch is
component four bit countr port (
                                   CEn, CLK : in STD LOGIC;
           RST : in STD LOGIC;
           OUTPUT0,OUTPUT1,OUTPUT2,OUTPUT3 : out STD LOGIC VECTOR (3 downto
0));
end component;
component sev seg decoder port ( binary num : in std logic vector(3 downto
0);
                                  ABCDEFG
                                             :out std logic vector(6 downto
0));
                                 end component;
component twobitcounter port ( clk : in STD LOGIC;
                                            count out : out STD LOGIC vector(1
downto 0));
                                                                  end
component;
component four to one mux port ( x0,x1,x2,x3 : in std logic vector(6 downto
0);
                            sr : in STD LOGIC VECTOR (1 downto 0);
                            f : out STD LOGIC vector(6 downto 0));
                            end component;
SIGNAL TEMP, TEMP2
                   : STD LOGIC;
 signal counter, counter2 : integer range 0 to 11000000 := 0;
signal s 0, s 1, s 2,s 3: std logic vector(6 downto 0) :="00000000"; -- signals
to mux from decoders
                        : STD LOGIC VECTOR(1 DOWNTO 0); --connects 2bit
signal SR
counter to muxes
signal bin0,bin1,bin2,bin3 : std logic vector(3 downto 0); --counter outputs
go to encoder inputs
begin
frequency divider: process (clk in) begin--250 Hz clock divider
        if rising edge(clk in) then
            if (counter = 200000) then
                temp <= NOT(temp);</pre>
                counter <= 0;</pre>
            else
                counter <= counter + 1;</pre>
            end if;
        end if;
    end process;
```

```
frequency divider2: process (clk in) begin--clock divider for cycling through
digits
            if rising edge(clk in) then
                if (counter2 = 5000000) then
                    temp2 <= NOT(temp2);</pre>
                    counter2 <= 0;</pre>
                else
                    counter2 <= counter2 + 1;</pre>
                end if;
            end if;
        end process;
    COMB: PROCESS(SR) -- process to cycle through anodes
    BEGIN
    CASE SR IS
    WHEN "00" =>
    AN<="1110"; dp<='1';
    WHEN "01" =>
    AN<="1101";dp<='0';--engage decimal point
    WHEN "10" =>
    AN<="1011"; dp<='1';
    WHEN "11" =>
    AN<="0111"; dp<='1';
    when others => AN<="1111";
    END CASE; END PROCESS COMB;
COUNTER2BIT : twobitcounter
    port map (clk => temp,
          count out=>SR);
COUNTER4BITO : four bit countr
    port map (clk => temp2,
              OUTPUT0=>bin0,
              OUTPUT1=>bin1,
              OUTPUT2=>bin2,
              OUTPUT3=>bin3,
              CEn => start stop,
              RST => RESET
              );
decode0 : sev seg decoder
                     port map ( binary num => bin0,
                                 ABCDEFG
                                          => S 0);
decode1 : sev_seg_decoder
                     port map ( binary num => bin1,
                                 ABCDEFG
                                           => S 1);
decode2 : sev seg decoder
                     port map ( binary num => bin2,
                                 ABCDEFG
                                           => S 2);
decode3 : sev seg decoder
                     port map ( binary num => bin3,
                                 ABCDEFG
                                           => S 3);
```

mux : four to one mux

end Behavioral;