

Gra Projekt: Secure-Memory Unit

T033


Tianding Hou, Xinrui Zheng, Yuze Ji





Contents

- 1. Project Introduction
- 2. Implement Detail
- 3. Literature Research
- 4. Integration in TinyCpu
- 5. Test



ТΠ

1. Project Introduction





Project Introduction

- This project aims to develop a secure-memory unit instead of the simple memory unit, integrating multiple security features to protect data integrity and confidentiality.
- Features:
 - Pseudo Random Number Generator(PRNG),
 - Encryption then Store in preferred Endianness,
 - scrambled logic address,
 - Storage with Parity Check.




- 2.1 Overview
- 2.2 CLI Implement
- 2.3 Parsing Requests
- 2.4 Run_Simulation.cpp Implement
- 2.5 smu.hpp Implement






Overview



Gra Project | t033 | secure-memory-unit




Overview



Writing to Memory



- Overview
- Read from Memory





- 2.1 Overview
- 2.2 CLI Implement
- 2.3 Parsing Requests
- 2.4 Run_Simulation.cpp Implement
- 2.5 smu.hpp Implement





- CLI Implement
- CLI Parameters:
 - Command line parameters allow users to configure max_cycles, endianness, latency settings, seed value, and other simulation parameters.

Positional arguments: <file> The path to input file: list of Optional arguments:</file>	requests		
-c,cycles N	Number of cycles (uint32_t, default: 1)		
-t,tf PATH	Path to the trace file (string)		
-e,endianness N	Endianness (uint8_t): 0=Little-Endian, 1=Big-Endian		
-s,latency-scrambling N	Latency for Address Scrambling (uint32_t)		
-n,latency-encrypt N	Latency for Encryption/Decryption (uint32_t)		
-m,latency-memory-access N	Latency for Memory Access (uint32_t)		
-d,seed N	Seed for PRNG (uint32_t)		
-h,help	Show this help message		



- CLI Implement
- Input Format
 - The input is a formatted CSV file containing a list of memory requests, which are processed by the simulation.(with header in first line)

e.g.:

Туре	Address	Data	Fault	Fault-bit
W	0x100	0x15		
R	0x100			
w	0x123	0x15	0x100	8
R	0x100			



CLI Implement

Result and Request structure

```
struct Result
  uint32_t cycles;
  uint32_t errors;
struct Request
  uint32_t addr;
  uint32 t data;
  uint8_t r;
  uint8_t w;
  uint32_t fault;
  uint8_t faultBit;
Gra Project | t033 | secure-memory-unit
```

CLI body: Parse_cli function with call of getopt_long

```
int parse_cli(int argc, char *argv[], uint32_t *cycles, char **tracefile, char **input_file,
             uint8_t *endianness, uint32_t *latency scrambling, uint32_t *latency encrypt,
             uint32_t *latency memory_access, uint32_t *seed)
    static struct option long_options[] = {
        {"cycles", required_argument, 0, 'c'},
       {"tf", required_argument, 0, 't'},
       {"endianness", required_argument, 0, 'e'},
       {"latency-scrambling", required_argument, 0, 's'},
       {"latency-encrypt", required argument, 0, 'n'},
       {"latency-memory-access", required_argument, 0, 'm'},
       {"seed", required_argument, 0, 'd'},
       {"help", no_argument, 0, 'h'},
       {0, 0, 0, 0}};
    int opt:
    while ((opt = getopt long(argc, argv, "c:t:e:s:n:m:d:h", long options, NULL)) != -1)
```

ПΠ

CLI Implement

Handle each flag:

```
switch (opt)
case 'c':
   *cycles = (uint32_t)strtoul(optarg, NULL, 10);
   break;
case 't':
    *tracefile = optarg;
   break;
case 'e':
    *endianness = (uint8_t)strtoul(optarg, NULL, 10);
    if (*endianness != 0 && *endianness != 1)
       fprintf(stderr, "Invalid endianness value. Use 0 for Little-Endian or 1 for Big-Endian.\n");
        return EXIT_FAILURE;
    break;
case 's':
    *latency scrambling = (uint32_t)strtoul(optarg, NULL, 10);
   break:
case 'n':
    *latency_encrypt = (uint32_t)strtoul(optarg, NULL, 10);
   break:
case 'm':
    *latency_memory_access = (uint32_t)strtoul(optarg, NULL, 10);
    break;
case 'd':
    *seed = (uint32_t)strtoul(optarg, NULL, 10);
   break;
case 'h':
    print_help(argv[0]);
    return EXIT_SUCCESS;
default:
    print_usage(argv[0]);
    return EXIT_FAILURE;
```



CLI Implement

Handle positional argument:

```
if (optind >= argc)
    fprintf(stderr, "No input file specified.\n");
    return 1;
while (optind < argc)
    if (*input_file != NULL)
        fprintf(stderr, "Too many input files specified.\n");
        return 1;
   *input_file = argv[optind];
    optind++;
```

Gra Project | t033 | secure-memory-unit



- 2.1 Overview
- 2.2 CLI Implement
- 2.3 Parsing Requests
- 2.4 Run_Simulation.cpp Implement
- 2.5 smu.hpp Implement





Parsing Requests

Open input .csv File :

```
FILE *validate_and_open_read(const char *path)
    FILE *file:
    if (!(file = fopen(path, "r")))
        return NULL:
    struct stat statbuf:
    if (fstat(fileno(file), &statbuf))
        fclose(file):
        return NULL;
    if (!S_ISREG(statbuf.st_mode) || statbuf.st_size <= 0)
        fclose(file);
        return NULL:
    return file;
```

```
FILE *file = validate_and_open_read(input_file);
if (file == NULL)
    fprintf(stderr, "Failed to open input file '%s'.\n", input_file);
   return 1;
fseek(file, 0, SEEK END);
long file size = ftell(file);
fseek(file, 0, SEEK SET);
char *input = (char *)malloc(file_size + 1);
if (input == NULL)
    fprintf(stderr, "Failed to allocate memory for input file.\n");
   fclose(file);
   return 1;
fread(input, 1, file_size, file);
fclose(file);
input[file_size] = '\0';
```



Parsing Requests

The implementation on parsing is similar to our implementation in Tiny_assembler.c

```
Type,Address,Data,Fault,Fault-bit beq x1,x2, 0x111 W,0x100,0x15,, li x2, 255 add x3, x2, x1 W,0x123,0x15,0x38AAA1C8,8 #sljcnlan cl beq x4,x2, 0x111 (content to parse in this project) (content to parse in tiny_assembler)
```

Helper Method:



Parsing Requests

Helper Method:

```
* @brief Parse a string as uint8_t.
* @param inputString The string to parse.
* @return uint8_t Parsed byte or -1 (UINT8_MAX) on failure.
static uint8_t parse_uint8(const char *inputString)
/**
 * @brief Parse the next CSV line and extract the request fields.
 * @param code Pointer to input text.
 * @param type Type buffer (e.g., R/W/F).
 * @param address Address buffer.
 * @param data Data buffer.
 * @param fault Fault address buffer.
 * @param faultbit Fault bit index buffer.
 * @return const char* Pointer to start of next line or the end of last line if no more lines are available.
 */
const char *split_next_line(const char *code, char *type, char *address, char *fault, char *faultbit)
Gra Project | t033 | secure-memory-unit
```



Parsing Requests

Parse_request():

```
* @brief Parse CSV-formatted memory requests into a Request array.
* @param input Raw string content of the input file.
* @param numRequests Pointer to store number of parsed requests.
* @param requests Pointer to pointer of dynamically allocated Request array.
* @return int 0 on success, -1 on error.
while (*new line == '\n' || *new line == ' ' || *new line == '\t')
    new_line++;
} // Skip leading whitespace characters
while (*new_line != '\n')
    if (*new_line == '\0')
        break:
    new_line++;
} // Skip the first line as it is Header
```

```
while ((new_line = split_next_line(new_line,
                                         type_buf, addr_buf, data_buf,
fault_buf, faultbit_buf)))
 char t = (char)tolower((unsigned char)type buf[0]);
if (t == 'r')
    req.r = 1:
    reg.addr = parse uint32(addr buf);
    if (req.addr == (uint32 t)-1)
       fprintf(stderr, "Invalid address in read request: %s\n", addr buf);
       free(arr):
       return -1;
arr[count++] = req;
```



- 2.1 Overview
- 2.2 CLI Implement
- 2.3 Parsing Requests
- 2.4 Run_Simulation.cpp Implement
- 2.5 smu.hpp Implement





- Run Simulation.cpp
 - Main.c passes arguments and flags by run_simulation() to run_simulation.cpp

```
struct Result run_simulation(
    uint32_t max_cycles,
    const char *tracefile.
    uint8_t endianness,
    uint32_t latency_scrambling,
    uint32_t latency_encryption,
    uint32_t latency_memory_access,
    uint32_t seed,
    uint32_t numRequests,
    struct Request *requests) {
     (run simulation.cpp)
```

```
extern struct Result run_simulation(
    uint32_t cycles,
    const char *tracefile,
    uint8_t endianness,
    uint32 t lat scramble,
    uint32_t lat_encrypt,
    uint32 t lat mem,
    uint32 t seed,
    uint32_t numRequests,
    struct Request *requests);
           (main.c)
```



- Run Simulation.cpp
 - Run_simulation uses the parameter to construct our correspondent Component and starts the simulation.

```
sc_clock clk("clk", 1, SC_NS);
 sc_signal<uint32_t> addr, wdata, fault;
 sc signal<bool>
                     r, w;
 sc_signal<sc_dt::sc_bv<4>> faultbit;
 sc_signal<uint32 t> rdata;
 sc signal<bool>
                     ready, error;
 SecureMemoryUnit smu("smu", endianness, latency_scrambling, latency_encryption, latency_memory_access, seed);
                                                                                                             fault.write(UINT32_MAX);
                                                             smu.clk(clk):
if(tracefile != NULL) {
                                                                                                             faultbit.write("0000");
   sc trace_file *tf = sc_create_vcd_trace_file(tracefile);
                                                             smu.addr(addr);
   sc_trace(tf, clk, "clk");
                                                                                                             addr.write(0);
                                                             smu.wdata(wdata);
   sc_trace(tf, addr, "addr");
                                                             smu.r(r);
                                                                                                             wdata.write(0);
   sc_trace(tf, wdata, "wdata");
   sc_trace(tf, r, "r");
                                                             smu.w(w);
                                                                                                             r.write(false);
   sc_trace(tf, w, "w");
                                                             smu.fault(fault);
   sc trace(tf, fault, "fault");
                                                                                                             w.write(false);
                                                             smu.faultbit(faultbit):
   sc_trace(tf, faultbit, "faultbit");
   sc trace(tf, ready, "ready");
                                                             smu.rdata(rdata);
                                                                                                             sc_start(1, SC_NS);
   sc_trace(tf, error, "error");
                                                             smu.ready(ready);
                                                                                                             uint32_t err_count = 0;
   sc_trace(tf, rdata, "rdata");
                                                             smu.error(error):
                                                                                                             uint32_t cyc_count = 0;
```



- Run_Simulation.cpp
 - Main loop body:

```
for (uint32 t i = 0; i < numRequests && cyc count < max cycles; ++i){{
                                                       if (requests[i].r) {
if (requests[i].fault != UINT32_MAX) {
                                                           r.write(true):
                                                           w.write(false);
    fault.write(requests[i].fault);
                                                           addr.write(requests[i].addr):
    faultbit.write(requests[i].faultBit & 0xF);
                                                        } else if(requests[i].w) {
} else {
                                                           w.write(true);
                                                           r.write(false):
    fault.write(UINT32_MAX);
                                                           wdata.write(requests[i].data);
                                                           addr.write(requests[i].addr);
sc_start(1, SC_NS);
cyc count++;
                                                        r.write(false);
while (!ready.read() && cyc count < max cycles) {
                                                        w.write(false);
   sc_start(1, SC_NS);
   cyc_count++;
                                                        addr.write(0);
                                                        fault.write(UINT32 MAX);
                                                        faultbit.write("0000"):
if (error, read()){
                                                        wdata.write(0);
   err count++;
```



- 2.1 Overview
- 2.2 CLI Implement
- 2.3 Parsing Requests
- 2.4 Run_Simulation.cpp Implement
- 2.5 smu.hpp Implement





- secure-Memory-Unit.hpp
 - Result and request struct:

```
struct Request {
    uint32_t addr;
    uint32_t data;
    uint8_t r;
    uint8_t w;
    uint32_t fault;
    uint8_t faultBit;
};

struct Result {
    uint32_t cycles;
    uint32_t errors;
};
```

```
extern "C" struct Result run_simulation(
    uint32_t max_cycles,
    const char *tracefile,
    uint8_t endianness,
    uint32_t latency_scrambling,
    uint32_t latency_encryption,
    uint32_t latency_memory_access,
    uint32_t seed,
    uint32_t numRequests,
    struct Request *requests);
```



- secure-Memory-Unit.hpp
 - SC_MODULE

```
SC MODULE(SecureMemoryUnit) < 
√
 SC HAS PROCESS(SecureMemoryUnit);
   sc in<bool> clk;
   sc_in<uint32_t> addr;
   sc_in<uint32_t> wdata;
   sc_in<bool> r;
   sc_in<bool> w;
   sc in<uint32 t> fault;
   sc_in<sc_bv<4>> faultbit;
   std::map<uint32_t, uint8_t> memory;
   std::map<uint32 t, bool> parity memory;
   uint32_t state;
   uint32 t scrambler key;
   uint32_t encryptor_key;
   uint8 t isBigEndian;
   bool error_flag ;
   uint32_t latency_scrambling;
   uint32_t latency_encryption;
   uint32_t latency_memory_access;
   uint32 t seed;
   sc_out<uint32_t> rdata;
   sc out<bool> ready;
```

```
SecureMemoryUnit(sc module name name,
       uint8 t endianness, uint32 t latency scrambling, uint32 t latency encryption,
       uint32 t latency memory access,uint32 t seed)
 sc module(name),
 clk("clk").
 addr("addr"),
 wdata("wdata").
 r("r").
 w("w").
 fault("fault"),
 faultbit("faultbit"),
 rdata("rdata").
 ready("ready").
 error("error").
                                                      SC_THREAD(process);
 state(seed),
 scrambler_key(generate(seed, state)),
                                                      sensitive << clk.pos();</pre>
 encryptor key(generate(seed, state)),
 isBigEndian(endianness),
 latency scrambling(latency scrambling),
  latency_encryption(latency_encryption),
 latency memory access(latency memory access),
 seed(seed).
 error flag(false)
```

Key Security Features



- Address Scrambling
- XOR Encryption
- Parity Checking
- PRNG Generator



Address Scrambling

Address scrambling uses a 32-bit key to transform logical addresses into physical addresses, making it difficult for attackers to predict memory locations.

```
//address scrambler

void scramble uint32_t address

uint32_t key, uint32_t &p0, uint32_t &p1, uint32_t &p2, uint32_t &p3) {

p0 = (address + 0) ^ key;

p1 = (address + 1) ^ key;

p2 = (address + 2) ^ key;

p3 = (address + 3) ^ key;

}
```



XOR Encryption

XOR encryption with an 8-bit key provides a lightweight yet effective method to encrypt to encrypt data bytes, ensuring data confidentiality.

```
//encryptor
uint32_t encrypt(uint32_t data, uint32_t key) {
    uint32_t encrypted_data = 0;
    encrypted_data = data ^ key;
    return encrypted_data;
}
```

Our design:

When reading the encrypted_data, we we separate it into 4 bytes and store them them in an array for future use

Gra Project | t033 | secure-memory-unit

Here we use a 32-bit key to encrypt the entire data.

It is more efficient and has the same effect.

```
uint8_t encrypted_data_bytes[4] = {0, 0, 0, 0};

for (int i = 0; i < 4; i++) {
   uint8_t value = 0;
   uint8_t data_w_value = 0;
   int byteIndex = isBigEndian ? (3 - i) : i;
   value = (encrypted_data >> (i * 8)) & 0xFF;
   encrypted_data_bytes[byteIndex] = value;
}
```



Parity Checking

Parity checking adds a parity bit to each byte, allowing the detection of singleand improving data reliability.

```
//parity checker
int calculate_parity(uint8_t data) {
   int parity_bit = 0;
   for (int i = 0; i < 8; ++i) {
      parity_bit += (data >> i) & 1;
   }
   return parity_bit & 1;
   }
```



PRNG Generator

Provide random key for scrambling and encryption but meanwhiles controllable with seeds.

```
//PRNG generator
uint32_t generate(uint32_t seed,uint32_t &state) {
        state = (state * 950706376) % 2147483647;
        return state;
            LCG-based Pseudo-Random Number Generator (PRNG) module
            Generation function: X \{n+1\} = (A * X n + C) \mod M
            X {0} is the seed, which is given from the in port seed;
            Generators recommended by Fishman (1990): M = 2<sup>3</sup>1 - 1 = 2147483647 A = 950706376 B = 0
            Source:https://statmath.wu.ac.at/software/src/prng-3.0.2/doc/prng.html/Table LCG.html
```



SC_MODULE: void process()

Fault Injection

```
if(fault.read() != UINT32_MAX){
 uint32_t fault_addresses[4] = {0, 0, 0, 0};
  uint32_t index = faultbit.read().to_uint();
  uint32_t fault_address = fault.read();
  uint32_t f0, f1, f2, f3;
  scramble(fault_address, scrambler_key, f0, f1, f2, f3);
  for (uint32 t i = 0; i < latency scrambling; ++i) wait();</pre>
  fault_addresses[0] = f0;
  fault_addresses[1] = f1;
  fault addresses[2] = f2;
  fault_addresses[3] = f3;
      for (uint32_t i = 0; i < 4; i++)
         if( index == 8){
        parity_memory[fault_addresses[i]] = !parity_memory[fault_addresses[i]];
         else{
          memory[fault_addresses[i]] = memory[fault_addresses[i]] ^ (1 << index);</pre>
```



SC_MODULE: void process()

Address Scrambling for read & write

```
uint32_t addresses[4] = \{0, 0, 0, 0\};
 if(r.read() || w.read()) {
 // Reset error flag and outputs
 error_flag = false;
  ready.write(false);
  rdata.write(0);
    uint32_t address = addr.read();
    uint32_t p0, p1, p2, p3;
    scramble(address, scrambler_key, p0, p1, p2, p3);
    for (uint32_t i = 0; i < latency_scrambling; ++i) wait();</pre>
    addresses[0]=p0; addresses[1]=p1; addresses[2]=p2; addresses[3]=p3;
```

Gra Project | t033 | secure-memory-unit



SC_MODULE: void process()

Write

```
if(w.read()){
 uint32_t data_w = wdata.read();
                                                                            XOR encrypt
 uint32 t encrypted data = encrypt(data w, encryptor key);
 for (uint32_t i = 0; i < latency_encryption; ++i) wait();</pre>
 for (int i = 0; i < 4; i++) {
 uint8 t value = 0:
 uint8 t data w value = 0;
  int byteIndex = isBigEndian ? (3 - i) : i;
                                                                        Separate wdata into 4 bytes,
 value = (encrypted data >> (i * 8)) & 0xFF;
 //for debug Endianess
                                                                        Store in an array
 data w value = (data w >> (i * 8)) \& 0xFF;
 printf("Writing byte %d: %02X\n", byteIndex, data_w_value);
 //debug Endianess end
 encrypted_data_bytes[byteIndex] = value;
  for (int i = 0: i < 4: i++)
   int parity = calculate_parity(encrypted_data_bytes[i]);
   parity memory[addresses[i]] = parity;
   write_memory(addresses[i], encrypted_data_bytes[i]);
for(uint32_t j = 0; j < latency_memory_access; ++j) wait();</pre>
```

Gra Project | t033 | secure-memory-unit

error.write(false);



SC_MODULE: void process()

Read

```
if(r.read()) {
 error_flag = false;
 for (int i = 0; i < 4; i++) {
   uint8 t value = 0;
   int byteIndex = isBigEndian ? (3-i) : i;
   value = read memory(addresses[i]) & 0xFF;
    encrypted data bytes[byteIndex] = value;
 for(uint32_t j = 0; j < latency_memory_access; ++j) wait();</pre>
 uint32 t data r = 0;
 for (int i = 0; i < 4; i++)
 int parity = calculate_parity(encrypted_data_bytes[i]);
 if (parity_memory.find(addresses[i]) != parity_memory.end()) {
   // Check if the address exists in the parity memory
   // If it exists, compare the stored parity with the calculated parity
   if (parity_memory[addresses[i]] != parity) {
        error flag = true;
 data_r |= (encrypted_data_bytes[i] << (i * 8));</pre>
```

```
if(data_r != 0){
    data_r = encrypt(data_r, encryptor_key);// Decrypt the data
}//skip the decryption if data_r unmodified
for (uint32_t i = 0; i < latency_encryption; ++i) wait();
if(error_flag){
    error.write(true);
    rdata.write(0);
} else {
    error.write(false);
    rdata.write(data_r);
}</pre>
```

Assemble back to data_r

Parity check -> see if it is the data we wrote



3. Literature Research - How safe? What attacks?

- 3.1 Address Scrambling
- 3.2 XOR Encryption
- 3.3 Parity Checking
- 3.4 PRNG Generator





Address Scrambling

Advantages:

Results show that data scrambling is possible in any kind of memory system, all with low area overhead, small delay penalty and low power consumption.

Disadvantages:

If key is fixed or predictable, attacker can read original content.

https://www.researchgate.net/publication/269294825_Data_scr ambling in memories A security measure



XOR Encryption

By itself, the XOR encryption can be very robust if:

- It is based on a long key that will not repeat itself. (e.g. a key that contains as many bits/characters as the plaintext)
- A new key is randomly generated for any new communication.
- The key is kept secret by both the sender and the receiver.

When a large quantity of text is to be encrypted, a shorter repeating encryption key is used to match the length of the plain text. However re-using the same key over and over, or using a shorter repeating key results in a less secure method where the cipher text could be decrypted using a <u>frequency analysis</u>.



Parity Checking

Advantages of Parity Bit Method

- Parity bit method is a promising method to detect any odd bit error at the receiver side.
- Overhead in data transmission is low, as only one parity bit is added to the message bits at sender side before transmission.
- Also, this is a simple method for odd bits error detection.

Can it detect every fault?

NO!

Disadvantages of Parity Bit Method

- The limitation of this method is that only error in a odd number of bits are identified and we also cannot determine the exact location of error in the data bit, therefore, error correction is not possible in this method.
- If the number of bits in even parity check increase or decrease (data changed) but remained to be even then it won't be able to detect error as the number of bits are still even and same goes for odd parity check.

https://www.geeksforgeeks.org/digital-logic/error-detection-codes-parity-bit-method



PRNG Generator

Advantages:

- Deterministic: PRNGs use algorithms that generate predictable sequences from a given seed.
- **Efficient:** They are computationally less expensive compared to generating true random numbers.
- Applications: Widely used in simulations, cryptographic algorithms, and randomized algorithms.
- Security: Cryptographic PRNGs ensure unpredictability, essential for secure cryptographic protocols.

Potential issues [edit]

In practice, the output from many common PRNGs exhibit artifacts that cause them to fail statistical pattern-detection tests. These include:

- Shorter-than-expected periods for some seed states (such seed states may be called "weak" in this context);
- Lack of uniformity of distribution for large quantities of generated numbers;
- · Correlation of successive values;
- Poor dimensional distribution of the output sequence;
- Distances between where certain values occur are distributed differently from those in a random sequence distribution.

https://en.wikipedia.org/wiki/Pseudorandom_number_generator

https://www.twingate.com/blog/glossary/pseudorandom-number-generator

Т

4. Integration in TinyCpu



Integration in TinyCpu



Component:

```
PC pc;
REGISTER_FILE rf;
ALU alu;
SecureMemoryUnit smu;
CU cu;
MULTIPLEXER_I32 muxReg1;
MULTIPLEXER_I32 muxReg2;
MULTIPLEXER_I32 muxRegW;
MULTIPLEXER I32 muxMemAddr;
MULTIPLEXER I32 muxMemR;
MULTIPLEXER I32 muxAluRo;
```

Bindings: all the bindings from MemoryUnit and

```
smu.fault.bind(fault_sig);
smu.faultbit.bind(faultbit_sig);
smu.error.bind(error_sig);
fault_sig.write(UINT32_MAX);
faultbit_sig.write("0000");
```

Integration in TinyCpu



Main function:

```
std::map<unsigned int, unsigned int> program;
program[0x1000] = 0b000000000000000110010110011; // INC x10, x0
program[0x1004] = 0b0000000010100101010010110110011; // ADD x11, x10, x10
program[0x1008] = 0b0000000010110101110001100011; // ADD x12, x11, x11
program[0x100C] = 0b0000000011000110010011010110111; // ADD x13, x12, x12
program[0x1010] = 0b00000000110101101100011100110011; // ADD x14, x13, x13
program[0x1014] = 0b00000000111001110100011110110011; // ADD x15, x14, x14
program[0x1018] = 0b000000000111101111100100000110011; // ADD x16, x15, x15
program[0x101C] = 0b000000010000100001000100110011; // ADD x17, x16, x16
program[0x1020] = 0b00000001000110001100100100110011: // ADD x18. x17. x17
program[0x1024] = 0b0000000100100100100100110110011; // ADD x19, x18, x18
program[0x1028] = 0b00000001001110011100101000110011; // ADD x20, x19, x19
program[0x102C] = 0b00000001010010100101010110011; // ADD x21, x20, x20
program[0x1030] = 0b000000010101101011001100110011; // ADD x22, x21, x21
program[0x1034] = 0b000000010000101101000010110110011; // ADD x5 , x22, x16
program[0x1038] = 0b00000000110101011100000010110011; // ADD x1 , x11, x13
program[0x103C] = 0b000000000000000110000110110011; // INC x3 , x0
program[0x1040] = 0b00000000000010010010000110011; // ADD x4 , x4 , x1
program[0x1044] = 0b00000000001100001101000010110011; // SUB x1, x1, x3
program[0x1048] = 0b000000000000000010110100011; // BLT x1, x0, 8
program[0x104C] = 0b0000000000000010100001100011: // J x5
program[0x1050] = 0b000000000100100100010000100011; // SW x18 , x4
```

Helper Method:

```
for(auto it = initialMemory.begin(); it != initialMemory.end(); it++) {
  smu.set(it->first, it->second);
void set(uint32 t address, uint32 t value){
 uint32_t addresses[4] = {0, 0, 0, 0};
 uint32_t p0, p1, p2, p3;
 uint8 t encrypted data bytes[4] = \{0, 0, 0, 0\};
 scramble(address, scrambler_key, p0, p1, p2, p3);
 addresses[0] = p0:
 addresses[1] = p1:
 addresses[2] = p2;
 addresses[3] = p3;
 uint32 t encrypted data = encrypt(value, encryptor key);
 for (int i = 0: i < 4: i++)
    uint8 t value = 0:
     int byteIndex = isBigEndian ? (3 - i) : i;
    value = (encrypted data >> (i * 8)) & 0xFF;
    write memory(addresses[byteIndex], value);
 for (int i = 0: i < 4: i++)
    int parity = calculate parity(encrypted data bytes[i]);
    parity_memory[addresses[i]] = parity;
```

Integration in TinyCpu



Main function output :

```
for (size_t i = 10; i < 23; i++)
{
    std::cout << cpu.rf.registers_data[i] << ' ';
}
std::cout << cpu.rf.registers_data[5] << " x5 ";
std::cout << cpu.rf.registers_data[4] << " x4 ";
std::cout << cpu.rf.registers_data[3] << " x3 ";
std::cout << cpu.rf.registers_data[1] << " x1 ";
std::cout << cpu.getMemoryValue(256) << ' ';
std::cout << std::endl;</pre>
```

Expected Output:

1 2 4 8 16 32 64 128 256 512 1024 2048 4096 4160 x5 55 x4 1 x3 4294967295 x1 55 (running with normal Memory unit)

Our Output:

1 2 4 8 16 32 64 128 256 512 1024 2048 4096 4160 x5 55 x4 1 x3 4294967295 x1 55



5. Testing (Modular Design)

- 5.1 Input Parsing Tests
- 5.2 Functional Verification
 - 5.2.1 Read / Write Roundtrip
 - 5.2.2 Fault Injection & Parity Check
- 5.3 CLI Parameter Validation



Input Parsing Tests



- All numeric fields must be in hexadecimal format
- Valid lines must satisfy:
 - Operation type must be one of: R / W / F
 - All required fields must be present
 - Fault-bit (if set) must be within [0, 8]
- Valid lines → converted into Request structures
- Invalid lines → rejected with an error message

Valid input test



Test Input File: valid_input.csv

```
Type, Address, Data, Fault, Fault-bit


W,0x100,0x15,,

R,0x100,,,

F,,,0x400,1

W,0x200,0x15,0x500,2

R,0x200,,0x600,8
```



Console Output (Parsed Result)

```
(base) jiyuze@jiyuzedeMacBook-Pro eingabe % ./module valid_input.csv

Parsed 5 requests from input file:

Request 0: r=0 w=1 addr=0x000000100 data=0x000000015 fault=4294967295 faultBit=0

Request 1: r=1 w=0 addr=0x000000100 data=0x000000000 fault=4294967295 faultBit=0

Request 2: r=0 w=0 addr=0x000000000 data=0x000000000 fault=1024 faultBit=1

Request 3: r=0 w=1 addr=0x000000200 data=0x000000015 fault=1280 faultBit=2

Request 4: r=1 w=0 addr=0x000000200 data=0x000000000 fault=1536 faultBit=8

Gra-Project|1033|secure-memory-unit
```

Invalid input test



- Test Input File: Invalid_input.csv
- The parser supports custom test cases with targeted invalid lines
- A dedicated test_case section includes common input errors:
 - 1. Invalid faultBit values
 - 2. Illegal characters in numeric fields
 - 3. Unknown operation types
- Overflowing or negative addresses
- The CSV parser follows a fail-fast design:
 - → It aborts on the **first detected error**, avoiding simulation of invalid data

Console Output (Parsed Result)

```
(base) jiyuze@jiyuzedeMacBook-Pro eingabe % ./module Invalid_input.csv
Invalid fault in fault request: abcd
Failed to parse requests from input file.
```

```
Type, Address, Data, Fault, Fault-bit
W,0x100,0x15,,
R,0x100,,,
F,,,0x400,1
F,,,abcd,9
W,0x200,0x15,0x500,2
R,0x200,,0x600,3
test_case
Q,0x100,0x15,,
W, hello, 0x15,,
R,-123,,,
W,0x100000000,0x10,,
W,0x100,xyz,,
W,0x200,-1,,
F,,,0x400000000,2
F,,,abcd,9
W,0x200,0x15,0x500,9
1287%¥6jhdfg
R,0x100,,,,
```

Read / Write Roundtrip



Overview

```
Request reqs[20];
uint32_t test_data[10] = {
        0x00000000.
        0x00000001,
                      // Single bit set low
       0x80000000.
                      // Alternating bits 1010...
                      // Alternating bits 0101...
       0x55555555
       0xFF000000.
                      // Only high byte
       0x000000FF.
                      // Only low byte
       0xCAFEBABE,
                      // Equals to address
        0xA0
uint32_t test_addr[10] = {
        0x10, 0x20, 0x30, 0x40, 0x50, 0x60, 0x70, 0x80, 0x90, 0xA0
```

```
for (int i = 0; i < 10; ++i) {
   // Write request
   regs[2*i].addr = test_addr[i];
   reqs[2*i].data = test_data[i];
   regs[2*i].r = 0;
   reqs[2*i].w = 1;
   regs[2*i].fault = UINT32_MAX;
   reqs[2*i].faultBit = 0;
   // Read request
   regs[2*i+1].addr = test_addr[i];
   reqs[2*i+1].data = 0;
   regs[2*i+1].r = 1;
   regs[2*i+1].w = 0;
   regs[2*i+1].fault = UINT32_MAX;
   regs[2*i+1].faultBit = 0;
```

```
std::cout << "Testbench Simulation completed.\n";
std::cout << "Cycles: " << result.cycles << std::endl;
GraProject 9037 sectre-memory-unit: " << result.errors << std::endl;
```

Fault Injection & Parity Check



Overview

```
int main() {
    Request regs[13];
    regs[0].addr = 0x20;
    regs[0].data = 0xDEADBEEF;
    reqs[0].r = 0;
    regs[0].w = 1;
    regs[0].fault = UINT32_MAX;
    regs[0].faultBit = 0;
    regs[1].addr = 0x20;
    regs[1].data = 0;
    regs[1].r = 1;
    regs[1].w = 0;
    regs[1].fault = UINT32_MAX;
    regs[1].faultBit = 0;
    regs[2].addr = 0;
    regs[2].data = 0;
    regs[2].r = 0;
    regs[2].w = 0;
    regs[2].fault = 0x5DE4A452;
   rogs[2] faylobit secure-memor
```

```
regs[3].addr = 0x20;
regs[3].data = 0;
regs[3].r = 1;
regs[3].w = 0;
regs[3].fault = UINT32_MAX;
regs[3].faultBit = 0:
regs[4].addr = 0x30;
regs[4].data = 0x12345678;
regs[4].r = 0;
regs[4].w = 1;
regs[4].fault = UINT32_MAX;
regs[4].faultBit = 3;
regs[5].addr = 0x100;
regs[5].data = 0x56781234;
regs[5].r = 0;
regs[5].w = 1;
regs[5].fault = 0x5DE4A441;
regs[5].faultBit = 3;
```

```
regs[6].addr = 0x30;
regs[6].data = 0;
regs[6].r = 1;
regs[6].w = 0;
regs[6].fault = UINT32_MAX;
regs[6].faultBit = 0;
regs[7].addr = 0x40;
regs[7].data = 0x23456789;
reqs[7].r = 0:
regs[7].w = 1;
regs[7].fault = UINT32_MAX;
regs[7].faultBit = 0;
regs[8].addr = 0x40;
regs[8].data = 0;
regs[8].r = 1;
regs[8].w = 0;
regs[8].fault = 0x5DE4A432;
regs[8].faultBit = 2;
```

```
regs[9].addr = 0x50;
regs[9].data = 0x34567890;
regs[9].r = 0;
regs[9].w = 1;
regs[9].fault = UINT32_MAX;
regs[9].faultBit = 0;
regs[10].addr = 0x50;
regs[10].data = 0:
regs[10].r = 1;
reas[10].w = 0:
regs[10].fault = UINT32_MAX;
regs[10].faultBit = 0;
regs[11].addr = 0;
regs[11].data = 0;
regs[11].r = 0;
regs[11].w = 0;
regs[11].fault = 0x5DE4A423;
regs[11].faultBit = 8;
```

CLI Parameter Validation



- Overview
- Setup Summary

Element	Description
Request Type	Single Write Request (W)
Fault Config	Set to UINT32_MAX to avoid masking error
Latency Input	0xFFFFFFFF → clearly invalid

```
oid test_invalid_latency() {
  Request reqs[1];
  regs[0].addr = 0x20;
  regs[0].data = 0xDEADBEEF;
  regs[0].w = 1;
  reqs[0].faultBit = 0;
  uint32_t invalid_latency = 0xFFFFFFFF;
  std::cout << "\n--- Test with extremely large latency parameter ---" << std::endl;</pre>
  Result result = run_simulation(
          invalid_latency, // latency_scrambling (invalid)
  std::cout << "Cycles: " << result.cycles << std::endl;</pre>
  std::cout << "Errors: " << result.errors << std::endl;</pre>
nt main() {
  test_invalid_latency();
```

Python Test Driver for C++ Modules



```
def build_project():
    print("Building with make...")
    result = subprocess.run(["make"], cwd=SCRIPT_DIR, capture_output=True, text=True)
    if result.returncode != 0:
        print("Build failed:\n", result.stderr)
        return False
    print("Build succeeded")
    return True
```

```
def run_tests():
    for exe in TEST_EXECUTABLES:
        exe_path = os.path.join(SCRIPT_DIR, exe)
        if not os.path.isfile(exe_path):
            print(f"Skipping {exe} - not found.")
            continue

        print(f"\nRunning test: {exe}")
        result = subprocess.run([exe_path], capture_output=True, text=True)
        print("Output:")
        print(result.stdout.strip())
        if result.stderr:
Gra Project rows "_secure-measory-utiderr.strip())
```



Thank you for your attention

