



## **Experiment-4**

Design Verilog HDL to implement Binary Adder-Subtractor- Half and full adder, Half and full subtractor.

**Aim:** To Design Verilog HDL to implement Half adder, full adder, Half subtractor and full subtractor.

## a. Half Adder Symbol




#### Truth table

INPUT		OUTPUT		
A	В	S	С	
0	0	0	0	
0	1	1	0	
1	0	1	0	
1	1	0	1	

## **Expression**

$$\begin{array}{c} S=A'B+AB'=A \bigoplus B \\ C=AB \end{array}$$

## Logic diagram



## Verilog code

module half\_adder (a,b,s,c); input a,b; output s,c; assign s= a ^ b; assign c= a & b; endmodule






#### **Testbench code**

```
module half_adder_tb;
reg a,b;
wire s,c;
half\_adder\ uut\ (.a(a),.b(b),.s(s),.c(c));
initial begin
a = 0; b = 0;
#100
a = 0; b = 1;
#100
a = 1; b = 0;
#100
a = 1; b = 1;
#100
$finish();
end
endmodule
```

## **Timing Diagram**



## b. Full Adder Symbol



#### Truth table

	INPUT	OUTPUT		
A	В	Cin	S	со
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1






#### **Expression**

 $S=A \bigoplus B \bigoplus Cin$  Cout=(A & B)|(B & Cin)|(Cin & A)

#### Logic Diagram



### Verilog code

```
module full_adder (a,b,cin,s,cout);
input cin, a, b;
output s, cout;
assign s = a \land b \land cin;
assign cout = (a & b) | (b & cin) | (cin & a);
endmodule
```

#### **Testbench code**

```
module full_adder_tb;
reg a,b,cin;
wire s,cout;
full adder uut(.a(.a),.b(b),.cin(cin),.s(s),.cout(cout));
initial begin
a = 0; b = 0; cin = 0;
#100
a = 0; b = 0; cin = 1;
#100
a = 0; b = 1; cin = 0;
#100
a = 0; b = 1; cin = 1;
#100
a = 1; b = 0; cin = 0;
#100
a = 1; b = 0; cin = 1;
#100
a = 1; b = 1; cin = 0;
#100
a = 1; b = 1; cin = 1;
#100
$finish();
end
```






## **Timing Diagram**

										800.000 ns
Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns	800 ns
U₀ sum	1						1			
U carry	1					<b></b>				
1∰ a	1									
<b>1a</b> b	1					<b></b>				
<b>16</b>	1					<b></b>		<b></b>		

## c. Half Subtractor Symbol




#### Truth table

INPUT		OUTPUT			
A	В	Difference	Borrow		
0	0	0	0		
0	1	1	1		
1	0	1	0		
1	1	0	0		

## **Expression**

$$\begin{array}{c} \text{Diff=A'B+AB'=A} \oplus B \\ \text{Borrow=A'B} \end{array}$$

## Logic Diagram



## **Verilog Code**

module half\_sub( a, b, diff, borrow ); input a, b; output diff, borrow; assign diff=a^b; assign borrow=(~a)&b; endmodule

#### **Testbench code**

module half\_sub\_tb;
reg a,b;
wire diff,borrow;






```
\label{eq:balance} \begin{split} & half\_sub\ uut\ (.a(a),.b(b),.diff(diff),.borrow(borrow));\\ & initial\ begin\\ & a=0;\ b=0;\\ & \#100\\ & a=0;\ b=1;\\ & \#100\\ & a=1;\ b=0;\\ & \#100\\ & a=1;\ b=1;\\ & \#100\\ & \$finish();\\ & end\\ & endmodule \end{split}
```

## **Timing Diagram**

						401.901 ns
		10 ns	100 ns	200 ns	300 ns	1400 ns .
Name	Value	Uns	100 hs	200 hs	300 hs	100 ris
Ve d	0					
le borr	0					
1 <del>6</del> a	1					
1 в	1					

## d. Full Subtractor Symbol



## Truth table

A	В	B <sub>in</sub>	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1






#### **Expression**

$$D = A \bigoplus B \bigoplus Bin$$
  
Bout = A' Bin + A' B + B Bin

#### Logic Diagram



## Verilog code

```
module full_sub(a, b, bin, d, bout);
input a, b, bin;
output d, bout;
assign d = a^b^bin;
assign bout= ((~a) & bin) | ((~a) & b)) | (b & bin);
endmodule
```


#### **Testbench code**

```
module full_sub_tb;
reg a,b,bin;
wire d,bout;
full_sub_uut(.a(.a),.b(b),.bin(bin),.d(d),.bout(bout));
initial begin
a = 0; b = 0; bin = 0;
#100
a = 0; b = 0; bin = 1;
#100
a = 0; b = 1; bin = 0;
#100
a = 0; b = 1; bin = 1;
#100
a = 1; b = 0; bin = 0;
#100
a = 1; b = 0; bin = 1;
#100
a = 1; b = 1; bin = 0;
#100
a = 1; b = 1; bin = 1;
#100
$finish();
end
```





## **Timing Diagram**



## Result

Verilog HDL code for Half adder, full adder, half subtractor and full subtractor is designed and simulated.