




# **Experiment-8**

# Design Verilog program for implementing various types of Flip-Flops such as SR, JK and D.

Aim: To develop Verilog code to implement types of flip-flops.

## a) SR Flip-flop


#### **Symbol**



#### Truth table

INPUTS			OUT	PUTS		
CLK	5	R	Qn+1	Qn+1	ACTIONS	
1	0	0	Qn	Qn	No Change	
1	0	1	0	1	Reset	
1	1	0	1	0	Set	
1	1	1	X	Х	Indeterminate	

#### Logic Diagram



#### Verilog code

```
module sr_ff (s, r, clk, q, qb);
input s, r, clk;
output reg q, qb;
always@(posedge clk)
begin
case({s,r})
2'b00: begin q = q; qb=qb; end
2'b01: begin q = 1'b0; qb=1'b1; end
2'b10: begin q = 1'b1; qb=1'b0; end
2'b11: begin q = 1'bx; qb=1'bx; end
endcase
end
endmodule
```






#### **Testbench code**


```
module sr tb;
reg s,r,clk;
wire q,qb;
sr_ff uut(.s(s), .r(r), .clk(.clk), .q(q), .qb(qb));
initial begin
  clk=0;
  forever #50 clk=~clk;
end
initial begin
 s=0; r=1; #100;
 s=0; r=0; #100;
 s=1; r=0; #100;
 s=1; r=1; #100;
 $finish();
end
endmodule
```

## **Timing Diagram**



# b) JK Flip-flop

## **Symbol**




#### Truth table

Clock	J	K	Q <sub>n+1</sub>	State
0	х	X	Qn	
1	0	0	Q <sub>n</sub>	Hold
1	0	1	0	Reset
1	1	1	1	Set
1	1	1	Ō,	Toggle





## Logic Diagram



## Verilog code

```
module jk_ff (j, k, clk, q, qb);

input j, k, clk;

output reg q, qb;

always @ (posedge clk)

begin

case (\{j,k\})

2'b00: begin q = q; qb=qb; end

2'b01: begin q = 1'b0; qb=1'b1; end

2'b10: begin q = 1'b1; qb=1'b0; end

2'b11: begin q = ^q; qb=^qg; end

endcase

endmodule
```

#### **Testbench code**

```
module jk tb;
reg j, k, clk;
wire q, qb;
jk_ff uut(.j(j), .k(k), .clk(.clk), .q(q), .qb(qb));
initial begin
 clk=0;
 forever #50 clk=~clk;
end
initial begin
 j=0; k=1; #100;
j=0; k=0; #100;
 j=1; k=0; #100;
 j=1; k=1; #100;
 $finish();
end
endmodule
```






# **Timing Diagram**

1	Name	Value	0 ns	50 ns	100 ns	150 ns	200 ns	250 ns	300 ns	350 ns	400 ns
1	ୀର q	0									
1	<b>1</b> 6 qb	1									
1	7 <u>6</u> j	1									
1	<b>∄</b> k	1									
	│ cik	1									

# c) D Fllip-flop


# **Symbol**



#### Truth table

CLK	Input D	Output Qn+1
1	0	0
1	1	1
0	Х	No Change

## Logic Diagram



# Verilog code

```
module d_ff(clk, d, q, qb);
input clk, d;
output reg q;
always @ (posedge clk)
begin
q = d; qb=~q;
end
endmodule
```






## **Testbench code**

```
module d_tb;
reg d, clk;
wire q, qb;
d_ff UUT(.d(d), .clk(clk), .q(q), .qb(qb));
initial begin
clk = 0;
forever #50 clk=~clk;
end
initial begin
d = 1'b0; #100
d = 1'b1; #100
$finish();
end
endmodule
```

#### **Timing Diagram**



#### Result

Verilog programs for implementing SR flip-flop, JK flip-flop and D flip-flop are developed.