# 通用异步串行接口3

程晨闻 东南大学电气工程学院



- 1. 使能UART模块的时钟(操作RCGCUART 寄存器)SysCtlPeripheralEnable(SYSCTL\_PERIPH\_UART0);
- 2. 使能UART模块引脚用到的GPIO模块(使用RCGCGPIO 寄存器)
   SysCtlPeripheralEnable(SYSCTL\_PERIPH\_GPIOA);
- 3. 配置GPIO的复用功能,使其与UART模块相连

  GPIOPinTypeUART(GPIO\_PORTA\_BASE, GPIO\_PIN\_0 | GPIO\_PIN\_1);

  GPIOPinConfigure(GPIO\_PA0\_U0RX); GPIOPinConfigure(GPIO\_PA1\_U0TX);
- 4. 计算配置波特率分频器UARTIBRD和UARTFBRD
- 5. 禁用UART模块,配置数据格式等参数(UARTLCRH),配置时钟

```
源UARTCC,使能UART模块
```

- 6. 使用UART模块发送和接收数据



東南大學電氣工程學院

# > 内容概要

- -通用异步接收发送模块UART的使用方法
- -开发板UART功能的硬件连接与调试



### - UART模块的中断使用方法:


UART模块支持多种中断,可以配合中断响应,提高程序的执行效率。 **UART中断屏蔽寄存器UARTIM**,可以设置开启或者关闭哪些中断。

#### **UART Interrupt Mask (UARTIM)**

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000

Offset 0x038

Type RW, reset 0x0000.0000



**RXIM:接收中断**。如果RxFIFO中有数据,且数据的数量超过了**UARTIFLS**寄存器定义的值,就产生中断。

RTIM: 接收超时中断。如果RxFIFO中有数据,且连续32个内部周期没有收到新数据,则产生中断。

TXIM: 发送中断。如果UARTCTL的EOT设置为1, 那么等所有的数据都发送完, 就产生中断。如果 UARTCTL的EOT设置为0. 那么发送FIFO中的数据个数. 少于UARTIFLS寄存器定义的值. 就产生中断。



### - UART模块的中断使用方法:

UART模块支持多种中断,可以配合中断响应,提高程序的执行效率。

**UART中断屏蔽寄存器UARTIM**,可以设置开启或者关闭哪些中断。


**RXIM:接收中断**。如果RxFIFO中有数据,且数据的数量超过了UARTIFLS寄存器定义的值,就产生中断。

**TXIM:** 发送中断。如果UARTCTL的EOT设置为1,那么等所有的数据都发送完,就产生中断。如果UARTCTL的EOT设置为0,那么发送FIFO中的数据个数,少于UARTIFLS寄存器定义的值,就产生中断。

UARTIFLS FIFO中断等级寄存器UARTIFLS,规定了触发接收和发送中断的条件:

#### UART Interrupt FIFO Level Select (UARTIFLS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x034



#### - UART模块的中断使用方法:


UART模块支持多种中断,可以配合中断响应,提高程序的执行效率。 UARTIFLS FIFO中断等级寄存器UARTIFLS ,规定了触发接收和发送中断的条件:

#### UART Interrupt FIFO Level Select (UARTIFLS)

0x5-0x7 Reserved

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x034

For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.



**TXIFLSEL** RW **UART Transmit Interrupt FIFO Level Select** 0x2 **RXIFLSEL** RW **UART Receive Interrupt FIFO Level Select** 0x2 The trigger points for the transmit interrupt are as follows: The trigger points for the receive interrupt are as follows: Value Description Value Description 0x0 RX FIFO ≥ 1/8 full TX FIFO ≤ \( \frac{7}{8} \) empty 0x0RX FIFO ≥ 1/4 full 0x1 0x1 TX FIFO ≤ ¾ empty 0x2 RX FIFO ≥ ½ full (default) TX FIFO ≤ ½ empty (default) 0x2 0x3 RX FIFO ≥ ¾ full 0x3 TX FIFO ≤ ¼ empty RX FIFO ≥ 1/8 full 0x4 0x4TX FIFO ≤ 1/8 empty

0x5-0x7 Reserved

### - UART模块的中断使用方法:

UART模块支持多种中断,可以配合中断响应,提高程序的执行效率。

**UARTIFLS FIFO中断等级寄存器UARTIFLS** ,规定了触发接收和发送中断的条件:

TivaWare提供了**UARTFIFOLevelSet**函数,设置**UARTIFLS**寄存器。

```
void
UARTFIFOLevelSet(uint32 t ui32Base, uint32 t ui32TxLevel,
                    uint32 t ui32RxLevel)
                                                           #define UART FIFO TX1 8
                                                                                     0x00000000 // Transmit interrupt at 1/8 Full
                                                           #define UART FIFO TX2 8
                                                                                     0x00000001 // Transmit interrupt at 1/4 Full
    // Check the arguments.
                                                                                     0x00000002 // Transmit interrupt at 1/2 Full
                                                           #define UART FIFO TX4 8
    ASSERT( UARTBaseValid(ui32Base));
                                                                                     0x00000003 // Transmit interrupt at 3/4 Full
                                                           #define UART FIFO TX6 8
    ASSERT((ui32TxLevel == UART FIFO TX1 8)
                                                           #define UART FIFO TX7 8
                                                                                     0x00000004 // Transmit interrupt at 7/8 Full
             (ui32TxLevel == UART FIFO TX2 8)
             (ui32TxLevel == UART FIFO TX4 8)
                                                           #define UART FIFO RX1 8
                                                                                     0x00000000 // Receive interrupt at 1/8 Full
                                                           #define UART_FIFO_RX2_8
                                                                                     0x00000008 // Receive interrupt at 1/4 Full
             (ui32TxLevel == UART FIFO TX6 8) ||
                                                                                     0x00000010 // Receive interrupt at 1/2 Full
                                                           #define UART FIFO RX4 8
             (ui32TxLevel == UART FIFO TX7 8));
                                                           #define UART FIFO RX6 8
                                                                                     0x00000018 // Receive interrupt at 3/4 Full
    ASSERT((ui32RxLevel == UART FIFO RX1 8)
                                                           #define UART FIFO RX7 8
                                                                                     0x00000020 // Receive interrupt at 7/8 Full
             (ui32RxLevel == UART FIFO RX2 8)
             (ui32RxLevel == UART FIFO RX4 8)
             (ui32RxLevel == UART FIFO RX6 8) |
             (ui32RxLevel == UART FIFO RX7 8));
    // Set the FIFO interrupt levels.
    HWREG(ui32Base + UART 0 IFLS) = ui32TxLevel | ui32RxLevel;
```



#### – UART模块的中断使用方法:


发生中断后,需要**查看中断的状态**,并且**清除中断** 

#### 在UARTMIS寄存器中查看中断的状态:

#### **UART Masked Interrupt Status (UARTMIS)**

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x040

Type RO. reset 0x0000.0000



RTMIS为接收超时中断状态 TXMIS为发送中断状态 RXMIS为接收中断状态。

#### - UART模块的中断使用方法:


发生中断后,需要**查看中断的状态**,并且**清除中断** 

#### 使用UARTICR寄存器清除中断:

#### **UART Interrupt Clear (UARTICR)**

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x044

Type W1C, reset 0x0000.0000



把RTIX、TXIC、RXIC位写1,分别可以清除接收超时中断、发送中断和接收中断。

#### - UART模块的中断使用方法:

TivaWare提供了**UARTIntEnable**来使能中断提供了**UARTIntStatus**函数查看中断的状态提供了**UARTIntClear**函数,清除中断。 **UARTIntEnable函数**的定义如下:

```
void
UARTIntEnable(uint32 t ui32Base, uint32 t ui32IntFlags)
    // Check the arguments.
    ASSERT( UARTBaseValid(ui32Base));
    // Enable the specified interrupts.
    HWREG(ui32Base + UART 0 IM) |= ui32IntFlags;
 #define UART INT DMATX
                                0x20000
                                            // DMA TX interrupt
 #define UART INT DMARX
                                            // DMA RX interrupt
                                0x10000
 #define UART INT 9BIT
                                            // 9-bit address match interrupt
                                0x1000
 #define UART INT OE
                                0x400
                                            // Overrun Error Interrupt Mask
 #define UART INT BE
                                            // Break Error Interrupt Mask
                                0x200
 #define UART INT PE
                                            // Parity Error Interrupt Mask
                                0x100
                                            // Framing Error Interrupt Mask
 #define UART INT FE
                                0x080
 #define UART INT RT
                                            // Receive Timeout Interrupt Mask
                                0x040
 #define UART INT TX
                                0x020
                                            // Transmit Interrupt Mask
                                            // Receive Interrupt Mask
 #define UART INT RX
                                0x010
                                            // DSR Modem Interrupt Mask
 #define UART INT DSR
                                0x008
                                            // DCD Modem Interrupt Mask
 #define UART INT DCD
                                0x004
 #define UART INT CTS
                                0x002
                                            // CTS Modem Interrupt Mask
                                            //ORI7 Modem Interrupt Mask
 #define UART INT RI
                                0x001
```

#### - UART模块的中断使用方法:

TivaWare提供了**UARTIntEnable**来使能中断提供了**UARTIntStatus**函数查看中断的状态提供了**UARTIntClear**函数,清除中断。

#### UARTIntStatus函数的实现方式如下:

```
uint32 t
UARTIntStatus(uint32 t ui32Base, bool bMasked)
 // Check the arguments.
    ASSERT( UARTBaseValid(ui32Base));
    // Return either the interrupt status or the raw interrupt status as
    // requested.
    if(bMasked)
        return(HWREG(ui32Base + UART 0 MIS));
    else
        return(HWREG(ui32Base + UART_0_RIS));
```



#### - UART模块的中断使用方法:

TivaWare提供了**UARTIntEnable**来使能中断提供了**UARTIntStatus**函数查看中断的状态提供了**UARTIntClear**函数,清除中断。

**UARTIntClear**函数用于清除中断,其实现方式如下


```
void
UARTIntClear(uint32_t ui32Base, uint32_t ui32IntFlags)
{
    //
    // Check the arguments.
    //
    ASSERT(_UARTBaseValid(ui32Base));

    //
    // Clear the requested interrupt sources.
    //
    HWREG(ui32Base + UART_O_ICR) = ui32IntFlags;
}
```




```
– UART模块的中断使用方法:
IntMasterEnable();
IntEnable(INT UART0);
UARTIntRegister(UARTO_BASE,UARTIntHandler);
UARTIntEnable(UART0_BASE, UART_INT_RX | UART_INT_RT);
void
UARTIntHandler(void)
   uint32 t ui32Status;
   ui32Status = UARTIntStatus(UARTO BASE, true);
   UARTIntClear(UARTO BASE, ui32Status);
   while(UARTCharsAvail(UART0 BASE))
       UARTCharPutNonBlocking(UARTO BASE,
                                UARTCharGetNonBlocking(UART0 BASE));
       GPIOPinWrite(GPIO PORTN BASE, GPIO PIN 0, GPIO PIN 0);
       SysCtlDelay(g ui32SysClock / (1000 * 3));
       GPIOPinWrite(GPIO PORTN BASE, GPIO PIN 0, 0);
```

# > 开发板的UART功能的硬件连接与调试




调试器的TM4C123微控制器的PA0引脚和PA1引脚分别是接收线VCP\_RXD和发送线VCP\_TXD。





# > 开发板的UART功能的硬件连接与调试

JP4 and JP5 CAN and ICDI UART Selection: Populate Jumpers from 1-2 and 3-4 for Default Mode This enables ROM UART boot loader. UART 0 to ICDI

Populate from 1-3 and 2-4 for controller area network on the boosterpack. UART2 is then availabe to ICDI.








- TM4C1294微控制器的PA0引脚和PA1引脚连接至跳线插座JP4和JP5。
- 如果把跳线横向短接,即12短接,34短接
- 那么TM4C1294微控制器的PAO引脚(UARTO模块的接收线)就连到了信号 TARGET RXD上,
- TM4C1294 微控制器的PA1引脚(UARTO模块的发送线)就连到了信号 TARGET\_TXD上。



### > 开发板的UART功能的硬件连接与调试

打开CCS软件, uart\_echo工程, 编译后运行

打开串口调试助手sscom5.1。选择端口号COM? Stellaris Virtual Serial Port, 波特率选 115200,然后打开串口。





16/17

sscom5.1

# 谢谢!