

DM7476

Dual Master-Slave J-K Flip-Flops with Clear, Preset, and **Complementary Outputs**

General Description


This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop after a complete clock pulse. While the clock is low the slave is isolated from the master. On the positive transition of the clock, the data from the J and K inputs is transferred to the master. While the clock is high the J and K inputs are disabled. On the negative transition of the clock, the data from the master is transferred to the slave. The logic state of J and K inputs must not be allowed to change while the clock is high. The data is transfered to the outputs on the falling edge of the clock pulse. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Features

■ Alternate Military/Aerospace device (5476) is available. Contact a Fairchild Semiconductor Sales Office/Distributor for specifications.

Connection Diagram

Dual-In-Line Package



Order Number 5476DMQB, 5476FMQB, DM5476J, DM5476W or DM7476N See Package Number J16A, N16E or W16A

Function Table

	Inputs				Outputs	
PR	CLR	CLK	J	К	Q	Q
L	Н	Х	Х	Х	Н	L
Н	L	Х	X	X	L	Н
L	L	Х	X	X	Н	Н
					(Note 1)	(Note 1)
Н	Н	九	L	L	Q_0	$\overline{\mathbf{Q}}_{\mathrm{o}}$
Н	Н	л.	н	L	Н	L
Н	Н	九	L	н	L	Н
Н	Н	~	Н	н	Toggle	

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

__ = Positive pulse data. The J and K inputs must be held constant while the clock is high. Data is transfered to the outputs on the falling edge of the clock

. Q₀ = The output logic level before the indicated input conditions were estab-

Toggle = Each output changes to the complement of its previous level on each complete active high level clock pulse.

Note 1: This configuration is nonstable; that is, it will not persist when the preset and/or clear inputs return to their inactive (high) level.