

September 1986 Revised July 2001

### **DM74164**

## 8-Bit Serial In/Parallel Out Shift Registers

#### **General Description**

These 8-bit shift registers feature gated serial inputs and an asynchronous clear. A LOW logic level at either serial input inhibits entry of the new data, and resets the first flipflop to the LOW level at the next clock pulse, thus providing complete control over incoming data. A HIGH logic level on either input enables the other input, which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is HIGH or LOW, but only information meeting the setup and hold time requirements will be entered. Clocking occurs on the LOW-to-HIGH level transition of the clock input. All inputs are diode-clamped to minimize transmission-line effects.


#### **Features**

- Gated (enable/disable) serial inputs
- Fully buffered clock and serial inputs
- Asynchronous clear
- Typical clock frequency 36 MHz
- Typical power dissipation 185 mW

#### **Ordering Code:**

Order Number	Package Number	Package Description				
DM74164	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide				

#### **Connection Diagram**



### **Function Table**

Inputs				Outputs			
Clear	Clock	Α	В	$Q_A$	Q <sub>B</sub>	•••	Q <sub>H</sub>
L	Х	Х	Х	L	L		L
Н	L	Х	Χ	$Q_{A0}$	$Q_{B0}$		$Q_{H0}$
Н	1	Н	Н	Н	$Q_{An}$		$Q_Gn$
Н	1	L	Χ	L	$Q_{An}$		$Q_Gn$
Н	1	Х	L	L	$Q_{An}$		$Q_Gn$

- H = HIGH Level (steady state) L = LOW Level (steady state)
- X = Don't Care (any input, including transitions)
- $\uparrow$  = Transition from LOW-to-HIGH level  $Q_{A0},~Q_{B0},~Q_{H0}$  = The level of  $Q_A,~Q_B,~\sigma~Q_H,$  respectively, before the indicated steady-state input conditions were established.

 $Q_{An}$ ,  $Q_{Gn}$  = The level of  $Q_A$  or  $Q_G$  before the most recent  $\uparrow$  transition of the clock; indicates a one-bit shift.

# 

