Automated Design Space Exploration of CGRA Processing Element Architectures using Frequent Subgraph Analysis


Jackson Melchert, Kathleen Feng, Ross Daly, Caleb Donovick, Khushal Sethi

Motivation


How can we generate an optimal PE architecture for a specific application domain?

- Analyze application domain benchmarks to find possible optimizations
- 2. Quickly create PE designs that explore the design space
- 3. Automatically generate full compiler to run applications


Design Space Axes



Example Convolution Dataflow Graph



Frequent Subgraphs of a Convolution




Maximal Independent Set Analysis

For each subgraph:

- 1. Represent each occurence of that subgraph as a node in a new graph
- 2. Add an edge between nodes if the subgraph occurrences overlap
- 3. Calculate the maximal independent set

Maximal Independent Set Analysis Example





- Allows for exploration of the design space by tuning how many subgraphs are merged
- Enables better coverage of application graphs
- Allows for more effectively analyzing multiple applications
- Intelligently explores the connectivity design space axis


Datapath graph merging:


- 1. Create a mapping between nodes of the same operation in both subgraphs
- 2. Create a "compatibility graph"
- 3. Find the maximum weight clique of this compatibility graph
- 4. Finally reconstruct the resulting merged graph


Merging Subgraphs const b0 const a0 a2 **b**3 **b**1 b2 Subgraph 1 Subgraph 2













Design Space Exploration Framework



Design Space Exploration Framework




Automated Pipelining

- We need to pipeline PEs to avoid timing issues with complex PE operations
- 2 stages in automated PE pipelining:
 - 1. Determine the number of pipelining stages
 - a. Determined using static timing analysis
 - 2. Retime those registers into their optimal positions
 - Done using a retiming algorithm that minimizes the critical path through the PE

Automated Datagating

 Unused multiplier in PEs dissipate a lot of unnecessary energy




Automated Datagating

- Unused multiplier in PEs dissipate a lot of unnecessary energy
- Operation 1

Out = Const
$$\times$$
 InO + In1

Leave the operation unconstrained



Automated Datagating


- Unused multiplier in PEs dissipate a lot of unnecessary energy
- Operation 1

Out =
$$Const \times In0 + In1$$


- Leave the operation unconstrained
- Operation 2

$$Out = In0 + In1$$


 Constrain instruction to Mul so that it replaces Const and InO with O's



Design Space Exploration Framework




Design Space Exploration Framework




Automatic PE Mapping

- 1. Rewrite Rule Generation:
 - Generating a set of rewrite rules from a PEak program
- 2. Instruction Selection:
 - Transforming a graph of CorelR operations to a graph of PEs using the rewrite rules

Rewrite Rule Synthesis




Instruction Selection




Evaluation - Baseline PE

- One ALU
- One multiplier
- Two registers for integer operands
- Bit registers and LUT for bitwise operations





Camera Pipeline Results





PE Variation	Num PEs	PE Area
Baseline	348	750.4
1	318	585.1
2	283	585.9
3	187	620.5
4	148	758.6
5	140	727.3


Camera Pipeline Results


















Design Space of Image Processing PEs



Conclusion

- Developed an automated framework for design space exploration of CGRA PFs
 - Used subgraph mining techniques to analyze applications
 - Used maximal independent set analysis to pick interesting subgraphs
 - Merged interesting subgraphs together to form a PE
 - Automatically generated a compiler for the customized CGRA
 - Demonstrated energy and area benefits of specialization