# Source-Level Debugging and Beyond

Stanford AHA Agile Hardware Project

# Status quo of hardware generators

- Different frameworks actively developed by different research groups
  - Chisel UC Berkeley
  - Magma Stanford University
  - PyMTL Cornell University
- Embedded in High-level languages
  - Chisel Scala
  - Magma Python
  - PyMTL Python
- Aggressive Compiler optimization
  - Unreadable RTL code

# Example of generated RTL code

```
assign T 2 = data[1];
assign T 4 = data[2];
assign T 5 = T 4 ? 2'h2 : 2'h
assign T 6 = data[3];
assign T 7 = T 6 ? 2'h3 : 2'h
assign __i_, assign _GEN_0 = {{1'd0}, _T_2}; Migraine
assign T 10 = GEN 0 > T 5;
assign T 11 = T 10 ? \{\{1'd0\},
assign T 12 = T 11 > T 7;
assign h bit = T 12 ? T 11 :
```

# **Types of Headache**



# **Hypertension**



Chisel

### assign Mux2xOutUInt32\_inst0\$coreir\_commonlib\_mux2x32\_inst0\$\_joi {bit\_const 0\_None\_out,bit\_const 0\_None\_out,bit\_cou ,bit\_const\_0\_None\_out,bit\_const\_0\_None\_out,bit\_const\_0 [0], Mux2xOutUInt1 inst0\$coreir commonlib mux2x1 inst0\$ coreir mux #(

wire [31:0] Mux2xOutUInt32 inst0\$coreir commonlib mux2x32 inst0

.width(32) ) Mux2xOutUInt32 inst0\$coreir commonlib mux2x32 inst0\$ join ( .in0(Mux2xOutUInt32 inst0 I0 in), .in1(Mux2xOutUInt32 inst0\$coreir commonlib mux2x32 inst0\$ j .sel(magma\_Bits\_3\_eq\_inst1\_out), .out(Mux2xOutUInt32\_inst0\$coreir\_commonlib\_mux2x32\_inst0\$\_j wire [31:0] Mux2xOutUInt32\_inst0\_I0\_out; assign Mux2xOutUInt32\_inst0\_I0\_out = {self\_regb\_01[15:0], self\_r mantle\_wire\_\_typeBitIn32 Mux2xOutUInt32\_inst0\_I0 ( .in(Mux2xOutUInt32 inst0 I0 in),

.out (Mux2xOutUInt32\_inst0\_I0\_out)

# Stress



### **Reading Generated RTI**



ut, bit const 0 None out, bit const 0 None out, bit c const 0 None out, bit const 0 None out, bit const 0 None out, bi bit\_const\_0\_None\_out, bit\_const\_0\_None\_out, bit\_const\_0\_None\_out 0],Mux2xOutUInt1\_inst1\$coreir\_commonlib\_mux2x1\_inst0\$\_join\_out

Magma


# Bring source-level debugging to hardware generators

## Main idea:

- Create and maintain a symbol table to map high-level constructs to their correspondence in RTL.
- Support breakpoint at source-level and frame/context reconstruction.
- Debugging utilities, e.g. REPL (read-evaluate-print-loop) in high-level languages.

# What does the symbol table look like?

- Implemented in SQLite3, easy to verify and supported by virtually every programming language.
- Fast query at runtime
- Easy to prototype



Schema is undergoing rapid changes to account for different usage. This is just for illustration.

# Breakpoint emulation: the old way

### Basic idea:

- DPI function call to take over the execution of the simulation.
- If the breakpoint is not inserted, return the DPI call immediately
- If inserted, halt until user wants to continue simulation

### Advantages:

- It works with the simulators we want to support: Verilator + commercial simulators
- Easy to protype

```
always comb begin
    breakpoint trace (INSTANCE ID, 32'h0);
    done = 1'h0;
    breakpoint_trace (INSTANCE_ID, 32'h1);
    h bit = 2'h0;
    breakpoint trace (INSTANCE ID, 32'h2);
    if (!done) begin
        breakpoint_trace (INSTANCE_ID, 32'h6);
        if (data[0]) begin
            breakpoint_trace (INSTANCE_ID, 32'h7);
            done = 1'h1;
            breakpoint_trace (INSTANCE_ID, 32'h8);
            h bit = 2'h0;
        end
    end
end
```

# Examples and Problems with DPI-Emulation

### Problems:

- Extremely inefficient
- Requires RTL code generation changes for each supported hardware generator
- Uncontrollable "break" semantics due to the difference in RTL simulation and source language



# Breakpoint emulation: the new way

### Key insights:

- For a synchronous design, the simulation state must stabilize @posedge of the clock.
- Static single assignment (SSA) is widely used in hardware generator frameworks and has some nice properties we can use.
- No need to keep track of line-to-line correspondence since in most cases the mapping is unidirectional.

### **Solution:**

SSA-based breakpoint emulation

### Advantages:

- More efficient. Ideally zero overhead if no breakpoints inserted
- Compiler friendly. No changes required for RTL generation
- Flexible breakpoint semantics for different source languages

# Static single assignment (SSA) 101

Commonly used SSA in hardware generators example:

```
a := 0
if (b) {
    a := 2
} else {
    a := 3
}
a := 4
```

### Outcome:

- If/switch control logic can be generated via continuous assignment (ternary) or structural mux
- Lose original code structure

### Benefits:

- Dead code elimination
- Constant propagation
- Many more

# Hardware "virtual" breakpoint

Each breakpoint defined in the symbol table needs

- Condition
- Trigger values

Condition is obtained through the dominance frontier set during SSA transformation.

Trigger values are used to emulate always\_comb semantics if needed


# Virtual breakpoint in action

### Source code:

### RTL Code:

```
logic a, b, b_0, b_1, b_2, c
assign b_0 = 0;
assign b_1 = 1;
assign b_2 = a? b_0: b_1;
assign b = b_2;
assign c = b_2;
```

# Compute the enable condition



Condition for line 4: a

# What about sequential logic?


- SSA is not applicable to sequential logic due to the design convention and non-blocking assignments.
- No worries! The enable condition is the AND of conditional logic stack!

# Frame/context reconstruction

- Heavy lifting is done at the compiler side to keep track of symbols
- Query frame information once a breakpoint is hit and reconstruct the frame


```
a -> a
b -> b_2 <- remap from SSA renaming!
```

# Breakpoint emulation loop



# Framework design

Tentative name: hgdb – hardware generator debugger



# Waveform + Reversed Debugging

- Reversed debugging is challenging in software, e.g. rr
- We have waveform dumps in hardware!
- Without waveforms:
  - We can only reverse debug within the same timestamp
- With waveforms:
  - Rewind to any timestamp unlimited power!



### Emulation via trace

- Emulates a simulator by digesting dumped VCD info
- Implements the interface required by the adapter layer

### But better:

Since all values go through the runtime, we can reuse all the debugger tools at source-level!

# **Demonstration**

- Simple VendingMachine in chisel (gdb-like interface)
  - Reverse debugging in VS Code
- Mini-riscv in Magma (VS Code IDE)




# Physical design: a tale of two cities

Now that we can debug at source level, can we do similar things to physical design?

### Two approaches:

- Setting constraints directly in the source code language, which later gets translated into tcl script.
- Dynamically query design information in tcl script and get required constraints.

Either way a symbol table is required!



# Tcl dynamic query in action

### Before:

```
create_power_domain AON -elements { PowerDomainOR DECODE_FEATURE_12 coreir_eq_16_inst0 and_inst1 FEATURE_AND_12 PowerDomainConfigReg_inst0 const_511_9 const_0_8}
```

### After:

```
# hgdb is the tcl binding package
package require hgdb
# open the symbol table
set db [open_symbol_table $filename]
# query instances with annotation of "powerdomain"
set result [get_design_instances_with_anno $db "power_domain"]
# setting up power domain AON instances
create_power_domain AON -elements $result
```

# Work in progress/future work

- Integration into magma and possibly Chisel
- Adding more functionality to tcl bindings
- Enhanced waveform viewer (with proper symbol mapping)
- Squash more bugs and adding features to the core runtime library
- More IDE-based debugger!
- Collaborating with Synopsys

