

Avoiding Late Stage Design Bugs using Session Types to Specify Abstract Component Interfaces

Lenny Truong — 4/1/2021 — lenny@cs.stanford.edu

Motivation

- Important features are added late in the design process
 - Testing (BIST), power domains, redundancy
- Two key classes of bugs related to these features
 - Unexpected interactions (e.g. power domains and configuration state)
 - Incorrect use of interfaces (e.g. integrating specific IP block)
- Verification and debugging done with gate level simulations (slow)
- **Challenge:** How can we prevent these bugs from arising late in the design process without breaking causality or requiring the designer to know all the details that will arise at the end of the design?

Memory Example

- Early in the design process, a simple SRAM model is used to represent memory
- Later, it is replaced with a concrete SRAM that adds test and config interfaces
 - Test interface used to find bad columns
 - Config interface stores bad column information (must load before using)
 - Also has power states (shutting off power means we have to reload config)
- **Problem 1:** Integrating the concrete SRAM requires cross cutting design changes
 - e.g., global communication resource needed to drive the interfaces
- **Problem 2:** The SRAM interface specification is incomplete
 - Expensive simulation cycles used to discover desired configuration

Proposal

Use the concept of *abstract actions* to surface the interactions required to use a component (e.g., test, configuration, power) early in the design process

- IP blocks presents an implementation of each action (performing a state change)
- Requires the designer to consider the interacting issues early (e.g., performing the actions requires some global communication resource) without knowing the specific technology used for the components

Issue: Defining a generic set of actions may not be complete

- Power states, boot/restart, configuration, testing, ...???

Methodology

Goal: Capture the required interaction with a component using a type

- Must go beyond structural type checking (i.e. ports are connected properly)
 - A component may be correctly connected to the global communication resource, but the global controller may not perform the required actions

Approach: Structure sequences of actions using a *session type* to ensure that components interact in a type-safe manner

- A user of a component must provide logic to perform the required abstract actions
- A component must provide logic to lower abstract actions into concrete actions
 - Concrete actions correspond to internal state changes

A Brief Introduction to Session Types

Adapted from


- <https://stanford-cs242.github.io/f18/lectures/07-2-session-types.html>
- <https://munksgaard.me/papers/laumann-munksgaard-larsen.pdf>

Session Types Overview

Goal - Structure sequences of reciprocal interactions in a type-safe manner

- A *session* has an associated channel through which all interactions take place and the interactions are modelled by a type -- called a *session type*
- The type system ensures that two processes only communicate via a session if their session types are compatible.

I2C Example



- Start condition (controller indicates transmission is about to start)
- Address frame (controller chooses peripheral to talk to)
- One or more data frames (8-bit messages)
 - Data flows from controller to peripheral (write) or vice versa (read)
- Stop condition

Session Type Definitions

SessionType $\sigma ::=$	$\text{recv } \tau; \sigma$	receive message type τ
	$\text{send } \tau; \sigma$	send message type τ
	$\text{choose } \{L_0: (\sigma_{L_0}) \mid L_1: (\sigma_{L_1}) \mid \dots\}$	choose sub-protocol
	$\text{offer } \{L_0: (\sigma_{L_0}) \mid L_1: (\sigma_{L_1}) \mid \dots\}$	offer sub-protocol
	ε	end protocol

Simple I2C Session Type

Only reads/writes one data frame

$\text{I2CStop} = \text{send STOP_COND}; \varepsilon$
 $\text{I2CWrite} = \text{send Bits}[8]; \text{I2CStop}$
 $\text{I2CRead} = \text{recv Bits}[8]; \text{I2CStop}$
 $\text{I2CCtrl} = \text{send START_COND}; \text{send Bits}[7];$
 $\text{choose } \{\text{read}: (\text{I2CRead}) \mid \text{write}: (\text{I2CWrite})\}$

Recursion

I2CWrite = send Bits[8]; choose {continue: (**I2CWrite**) | end : (ϵ)}

I2CRead = recv Bits[8]; choose {continue: (**I2CRead**) | end : (ϵ)}

I2CCtrl = send START_COND; send Bits[7];
choose {read: (I2CRead) | write : (I2CWrite)}

Note: We no longer have an explicit **send STOP_COND**, instead we choose "end"

I2CPeriph

$\text{I2CWrite} = \text{recv Bits}[8]; \text{offer } \{\text{continue: (I2CWrite)} \mid \text{end} : (\varepsilon)\}$

$\text{I2CRead} = \text{send Bits}[8]; \text{offer } \{\text{continue: (I2CRead)} \mid \text{end} : (\varepsilon)\}$

$\text{I2CPeriph} = \text{recv START_COND}; \text{recv Bits}[7];$
 $\text{choose } \{\text{read: (I2CRead)} \mid \text{write : (I2CWrite)}\}$

Duality

$$\overline{\text{send } \tau; \sigma} = \text{recv } \tau; \overline{\sigma}$$
$$\overline{\text{recv } \tau; \sigma} = \text{send } \tau; \overline{\sigma}$$

$$\overline{\text{choose } \{L: (\sigma_L) \mid R: (\sigma_R)\}} = \text{offer } \{L: (\overline{\sigma_L}) \mid R: (\overline{\sigma_R})\}$$
$$\overline{\text{offer } \{L: (\sigma_L) \mid R: (\sigma_R)\}} = \text{choose } \{L: (\overline{\sigma_L}) \mid R: (\overline{\sigma_R})\}$$
$$\overline{\varepsilon} = \varepsilon$$

I2C Dual

$$\text{I2CPeriph} = \overline{\text{I2CCtrl}}$$

How does the type checking work?

Type Checking Primer: A Simple Language

Type $\tau ::=$	int	integer
	bool	boolean
	unit	statement type
Expression $e ::=$	x	variable
	n	integer
	b	boolean
	$e_1 \wedge e_2$	logical and
Statement $s ::=$	decl $x \tau$	declare variable type
	$x = e$	assignment
	$s_1; s_2$	sequencing
	ε	terminator

Type Checking Primer: Typing Rules

$$\begin{array}{c}
 \frac{}{\Gamma \vdash n : \text{int}} \text{ (T-Int)} \quad \frac{}{\Gamma \vdash b : \text{bool}} \text{ (T-Bool)} \quad \frac{x : \tau \in \Gamma}{\Gamma \vdash x : \tau} \text{ (T-Var)} \quad \frac{\Gamma \vdash x_1 : \tau \quad \Gamma \vdash x_2 : \tau}{\Gamma \vdash x_1 \wedge x_2 : \tau} \text{ (T-And)} \\
 \frac{}{\Gamma \vdash \epsilon : \text{unit}} \text{ (T-Epsilon)} \quad \frac{\Gamma, x : \tau \vdash s : \text{unit}}{\Gamma \vdash \text{decl } x \tau; s : \text{unit}} \text{ (T-Decl)} \quad \frac{\Gamma \vdash x : \tau \quad \Gamma \vdash e : \tau \quad \Gamma \vdash s : \text{unit}}{\Gamma \vdash x = e; s : \text{unit}} \text{ (T-Assign)}
 \end{array}$$

`decl x int;` (T-Decl)
`x = 2 ∧ 7;` (T-Int) and (T-And)
`decl y bool;` (T-Decl)
`y = x ∧ False;` (Fails T-And)
`y = 2 ∧ 7;` (Fails T-Assign)
`ε` (T-Epsilon)

Session Type Rules

Basic Idea: Modify the type of the channel in the context as an operation is performed

$$\frac{\Gamma \vdash c : \text{send } \tau; \sigma \quad \Gamma \vdash x : \tau \quad \Gamma, c : \sigma \vdash s : \text{unit}}{\Gamma \vdash \text{send}(c, x); s : \text{unit}} \quad (\text{T-Send})$$

```
decl c (send int; recv int;  $\varepsilon$ );    (T-Decl,  c : recv int; int;  $\varepsilon$ )
      send(c, 2);                    (T-Send,  c : recv int;  $\varepsilon$ )
      send(c, 3);                    (Fails, expected recv not send)
       $\in$ 
```


Code Example

```
I2CStop = Send[STOP_COND, Epsilon]
I2CWrite = Send[BitVector[8], I2CStop]
I2CRead = Receive[BitVector[8], I2CStop]
I2CCtrl = Send[START_COND, Send[BitVector[7], Choose[("read", I2CRead),
                                                    ("write", I2CWrite)]]]

def i2c_controller(c: Channel[I2CCtrl]):
    c.send(START_COND)
    c.send(0xDE)
    c.choose("read")
    result = c.receive()
    c.send(STOP_COND)
    c.close()
```

Adding More Complexity

- Multiparty sessions (more than two entities communicating)
 - Need for bus/NoC protocols
 - Project global type (for all parties) into local type (for one party)
 - Can prevent deadlocks
- Session delegation (one entity hands session over to another entity)
 - One component performs part of the sequence, then finished by another

Applying to a Simple Accumulation Register

Input value is added to an internal register, output value is the current running sum

- Abstract Actions: `PowerOn` , `Boot`
 - If you don't call `PowerOn` , output is `x`
 - If you don't call `Boot` , initial register value is random
 - Calling `Boot` before `PowerOn` is undefined
- Concrete Actions:
 - Initial value is `x` (uninitialized flops)
 - `PowerOn` input bit held high for one cycle sets register to random value
 - `Boot` uses a configuration interface to set initial sum

As a Session Type

$\text{AccumRegAbstract} = \text{recv POWER_ON}; \text{recv BOOT}; \varepsilon$

$\text{HoldLow} = \text{recv } 0; \text{HoldLow}$

$\text{PowerOnConcrete} = \text{choose } \{0: (\text{PowerOnConcrete}) \mid 1: (\text{HoldLow})\}$

$\text{BootConcrete} = \text{choose } \{(x: \text{Bits}[8], 0): (\text{BootConcrete}) \mid (x: \text{Bits}[8], 1): (\text{HoldLow})\}$

- Using the register requires logic to send the `PowerOn` and `Boot` commands before being able to use the output sum
- Register must provide an adapter to convert from the abstract type to the concrete type for each action

Type Checking Hardware Behavior

- Session types capture the sequential nature of communication
- To apply to structural hardware, we'll need to infer the sequential behavior (FSM)
- Writing a coroutine-style controller would allow standard type checking approaches

Reg Coroutine Controller Example

```
AccumRegAbstract = Receive[Command.POWER_ON,  
                           Receive[Command.BOOT, Epsilon]]  
HoldLow = Receive[0, HoldLow]  
PowerOnConcrete = Rec("PowerOnConcrete", Choose[(0, "PowerOnConcrete"),  
                                                  (1, HoldLow)])  
  
x = TypeVar[Bits[8]]  
BootConcrete = Rec("BootConcrete", Choose[((x, 0), "BootConcrete"),  
                                           ((x, 1), HoldLow)])  
  
class RegController(Controller):  
    def __call__(self,  
                 abstract: Channel[AccumRegAbstract],  
                 power_on: Channel[PowerOnConcrete],  
                 boot: Channel[BootConcrete]):  
  
        def wait_for_next_command():  
            while ~abstract.receive():  
                yield power_on.send(0), boot.send(0)  
  
        yield from wait_for_next_command()  
        yield power_on.send(1), boot.send(0)  
        yield from wait_for_next_command()  
        yield power_on.send(0), boot.send(1)  
        while True:  
            yield power_on.send(0), boot.send(0)
```

Limitations

- Session types ensure that there is a correct state machine that produces or consumes a required actions sequence
- They ensure that there is a conversion from abstract and concrete actions
 - Does not ensure that the conversion is correct
- They do not ensure that the behavior of the component is correct after a concrete action (i.e. the correct state change was performed)
 - Could be used to generate assumptions for other verification methods

Conclusion

Goal: Surface the interactions required to use a component (e.g., test, configuration, and power interfaces) early in the design process, without requiring the designer to know which specific IP block they will end up using (abstraction)

Methodology: Specify component interfaces as a sequence of *abstract actions*
Sequences are described as *session types* to ensure that

- Designers provide resources to produce the action sequences
- IP blocks provide logic to lower actions into concrete state changes