
AHA Hardware Team

What Amber looks like + Agile teamwork + Next steps

Christopher Torng




What Garnet SoC was



- 5mm x 5mm, TSMC16, flip chip
- Blocks
 - ARM SoC Subsystem
 - Global Buffer (4MB)
 - 32x16 PE/MEM tile array
- CGRA+GB (750MHz) and ARM SoC (500MHz)
- Single source of truth with software toolchain
 - PEak (PE), Lake (MEM), Canal (INTER)



Amber SoC is similar (1/3)




The **architecture** is mostly the same.

Among the larger design differences are:

- PEs with ponds (~30% area overhead)
- Lake after its diet (~30% area reduction)
- Interconnect / config tweaks (~5-10% area red.)
- Other optimizations for area, power, and timing



Amber SoC is similar (2/3)




The key **new experiments** we wanted to enable:

- 1. Heterogeneous PE arrays -- for a future demo
- 2. Virtualization-related changes
 - Tweaks for GLB to stream configuration bitstreams to individual columns
 - Tweaks for first row of CGRA to redirect I/O



Amber SoC is similar (3/3)



New support in infrastructure for test/DSE:

- E.g., Generated random CorelR graphs for random directed testing of the PEs
- E.g., Templated generated random CorelR graphs for random directed testing of the MEMs
- E.g., Ongoing work at SoC level with apps

This infrastructure supports both Amber SoC as well as the various papers going to ISCA/DAC.



The TSMC shuttle date has a screenshot

From our TSMC representative:

Customer Product Name	Status	Step	Tape-in Date	Shuttle Type	Resv Date
Aha-Garnet (Stanford Horowitz)	Approved	2	12/01/2020	Pre-general offer 16 nm CMOS LOGIC FinFET Compact (Shrink) LL ELK Cu 1P13M 0.8/1.8V	07/16/2020





How the hardware team has moved towards agile processes



A complete full chip spin takes about 36 hours to finish (on the arm machine)

```
+ qlb tile
              + mem tile
                            + pe tile
    5:36
                  5:33
                                 3:28
              v.....
                     + tile array
   (8:37)
                       (10:48)
v.......
            .......v
             full chip
             (37:21)
      Done at 37:21
```

A complete full chip spin takes about 36 hours to finish (on the arm machine)

Problems:

- Could not kick this off on each commit
- Somewhat fragile

The natural outcome is to let it stagnate

```
+ mem tile
                                + pe tile
    5:36
                    5:33
                                     3:28
                                                   0:59
+ qlb top
                        + tile array
                            5:15
   (8:37)
                          (10:48)
              . . . . . . . . . V
              full chip
               26:33
               (37:21)
                ~1 hour fill
      Done at 37:21
```

A complete full chip spin takes about 36 hours to finish (on the arm machine)

Problems:

- Could not kick this off on each commit
- Somewhat fragile

The natural outcome is to let it stagnate

Solution:

- A weekly release build
- Concept of a release slot every week

```
+ pe tile
+ qlb tile
                + mem tile
                                     3:28
                                                   0:59
 qlb top
                       + tile array
                            5:15
   (8:37)
                          (10:48)
              . . . . . . . . . V
              full chip
               26:33
               (37:21)
                ~1 hour fill
      Done at 37:21
```

Some success **reflection notes** from working with this for ~1.5 months:

- The first few releases were very fragile (lots of babying)
- Most recent releases are more stable
- The team now has a *language* about whether a feature will "make it into the Friday release" (and which Friday)
- We have quite a few golden GDS's

```
+ pe tile
+ qlb tile
                + mem tile
                                                   0:59
                                     3:28
 qlb top
                       + tile array
                            5:15
   (8:37)
                          (10:48)
              . . . . . . . . . V
              full chip
               26:33
               (37:21)
                ~1 hour fill
                ~5 hour DRC
      Done at 37:21
```

Some caveats:

- We have this set up locally (not on the Cadence cloud)
- Still requires some babying each week. Is the babying worth the benefits?

Future potential in our bucket list:


- CI to provide intermediate entry points through mflowgen stash pre-built steps

```
+ pe tile
+ qlb tile
                + mem tile
                                                  0:59
                                     3:28
                       + tile array
  qlb top
                            5:15
   (8:37)
                          (10:48)
V........
              . . . . . . . . V
              full chip
               26:33
               (37:21)
                ~1 hour fill
      Done at 37:21
```

In the past, we did not truly act as an agile team.

In the past, we did not truly act as an agile team.

- N students push in N different directions
- A repeated question of "what is our goal?"




In the past, we did not truly act as an agile team.

- N students push in N different directions
- A repeated question of "what is our goal?"

This was **good for students**:

- Students own a piece as experts, get papers



In the past, we did not truly act as an agile team.


- N students push in N different directions
- A repeated question of "what is our goal?"

This was **good for students**:

- Students own a piece as experts, get papers

This was **also bad for students**:

- Students in silos
- Direction unclear
- Bad boundaries/interfaces between tools



In the past, we did not truly act as an agile team.


- N students push in N different directions
- A repeated question of "what is our goal?"

This was **good for students**:

- Students own a piece as experts, get papers

This was **also bad for students**:

- Students in silos
- Direction unclear
- Bad boundaries/interfaces between tools



Fewer integration-level efforts that demonstrate value in the whole project

Demonstrate incremental yet meaningful value to the whole project.

Product Product+++

The key procedure as an agile team:

- 1. Lay out a **meaningful sprint goal** with most of the two-week effort framed out
- 2. Pass this to a sprint team of students who buy in to what they find meaningful
- 3. At the end of the time box, we can demonstrate that new product

Agile sprints should almost always succeed, otherwise the framing of the sprint was off target.

We are using tools commonly used in agile sprint teams







Moving Forward

Sprint goals that span across compiler/hardware



An agile view of the upcoming quarter

There are 10 weeks in a quarter, which makes room for ~5 focused team efforts to deliver something meaningful but incremental in a set amount of time.

Four biweekly sprints before Amber SoC:

- September 21st to October 4th
- October 5th to October 18th
- October 19th to November 1st
- November 2nd to November 15th



An agile view of the upcoming quarter

There are 10 weeks in a quarter, which makes room for ~5 focused team efforts to deliver something meaningful but incremental in a set amount of time.

Four biweekly sprints before Amber SoC:

- September 21st to October 4th
- October 5th to October 18th
- October 19th to November 1st
- November 2nd to November 15th

Move entirely to the cloud

Complete integration of ponds

A development focus on test/DSE infra for Amber/ISCA

Randomly generated CorelR testing

