Hardware Generation from Halide

Jeff Setter and Mark Horowitz

Introduction

Motivation

- Need to design many image-processing accelerators
- Desire to increase hardware design efficiency for design space exploration

Halide


- Image-processing DSL
- Splits algorithm from schedule
- Explore using different backends: CPU, GPU, FPGA, ASIC, CGRA

CorelR

- New language to represent hardware
- Uses compiler passes to optimize designs

Lowering Steps

Steps to transform Halide DSL to CorelR hardware.



lower: replace RDom with for loops and create loop nests

extract: interpret Halide code and gather loop bounds (window, stride, domain)

transform: use loop bounds to modify code representation and insert linebuffers into dataflow

optimize: unroll loops and eliminate unneeded code (i.e. a-b+b = a)

Application Suite

codegen: create instance of each hardware element using CoreIR generators and connect instances into a graph

Halide to CorelR Mappings

A table of the Halide operators and associated CorelR.

<u>Input / Outpu</u>
<u>Algorithm</u>
<u>functions</u>


Control flow


Schedule primitives

	Halide representation	CorelR instances
<u>ıt</u>	InputParam, Param	def.input, const (set during configuration)
	const	const
	* / + -	mul, ashr, add, sub
	!= == < <= > >=	neq, eq, {u,s}lt, {u,s}le, {u,s}gt, {u,s}ge
	&& !	and, or, not
	& ~ ^ >> <<	and, or, not, xor, {a,l}shr, shl
	select max min	mux, {u,s}max, {u,s}min
	absd, * +	absd, mad
	for, if	counter, <i>enable wire</i>
	var load linebuffer stencil,	input => muxn,
	var load array	const => muxn
	accelerate	Create circuit between input and output
	linebuffer = comp+store_at	Create linebuffer (memories and registers)
	compute_root	Define order of computation
	RDom	Define stencil input size for linebuffer
	update	Get update handle for unrolling
	unroll	Duplicate algorithm operators by amount.
		Can be used to remove counters / var load.
	tile	Define linebuffer width
	reorder	Define how data is read from image

Harris Corner Example

A Halide algorithm/schedule to hardware with linebuffers.





Testing

- Input image(s) are read by CPU to create reference output image
- Each generated CoreIR design is also tested using the CoreIR interpreter to find bugs early

Current Plan

- Update compiler to top-of-tree Halide and express scheduling more consistently
- Merge generation of double-buffered pipelines for matrix multiplication with current linebuffer generation

pointwise	multiply by 2	✓	√	✓
conv_bw	convolution with 3x3 kernel	√	✓	√
cascade	two back-to-back conv	√	✓	√
harris	gradient corner detection	√	✓	√
fast_corner	FAST corner detection	√	✓	✓
unsharp	mask to sharpen image	✓	✓	
bilateral_filter	blurs while preserving edges	√		
optical_flow	find motion of objects	✓	✓	
stereo	depth map from two views	✓	✓	
camera_pipe	full camera pipeline	✓	✓	
demosaic	demosaic input to rgb	√	√	✓
demosaic_harris	demosaic then harris	√	✓	
demosaic_flow	demosaic then optical flow	√	√	

Description





to CorelR Tested