
Garnet: The Next Generation CGRA Architecture

Priyanka Raina


May 10, 2019


- 1. PE supports only simple integer operations
 - Porting applications that use floating point requires application expertise and manual effort

- 2. Memory supports only line buffered pipelines
 - Most new applications even for imaging and vision use neural networks
 - Need a memory hierarchy with double buffers for energy-efficiency




- 2. Memory supports only line buffered pipelines
 - Most new applications even for imaging and vision use neural networks
 - Need a memory hierarchy with double buffers for energy-efficiency





- 2. Use a double buffer to overlap compute on current tile and fetching of next tile
- 3. Use a hierarchy of double buffers to maximize energy-efficiency




- 3. Configuration over JTAG is slow
 - Large applications with multiple kernels don't fit on the CGRA need fast reconfiguration

Key (application driven!) architectural changes in Garnet CGRA

- 1. Support for Bfloat16, and for executing complex operations like divide using multiple PEs
- 2. Addition of a global buffer to create a memory hierarchy for efficiently executing neural networks, and double buffer support in all memories
- 3. Fast reconfiguration support using global buffer and control processor
- 4. Addition of configurable power domains

Coarse Grained Reconfigurable Array (CGRA)


CGRA



Interconnect

Keyi Zhang

Connection Box (CB) - Jade




10 vertical 16 bit tracks5 driven up, 5 driven down

10 horizontal 16 bit tracks5 driven left, 5 driven right

There are similar 1 bit CBs for feeding 1 bit inputs from 10 horizontal and vertical 1 bit tracks


Connection Box (CB) - Garnet




10 vertical 16 bit tracks5 driven up, 5 driven down

There are similar 1 bit CBs for feeding 1 bit inputs from 10 horizontal and vertical 1 bit tracks

10 horizontal 16 bit tracks 5 driven left, 5 driven right






Processing Element


Nikhil Bhagdikar

Processing Element (PE) in Diablo




Register Modes

Previous slide shows only this dotted portion
In reality, the register is more complex because of debug functionality




Accumulation Operation

- For b, load signal can also be clk_en & en_acc (bit in the op code that enables accumulation)
- The data going into the register can also be 0/output of the PE after accumulation



Configuration Registers in Diablo



Flag Logic

ALU produces

C = carry is generated


V = overflow

res 16b

res_p 1b


$$Z = res == 0$$

N = res is negative




res_p

Breakpoint in Diablo




Global Signal Flow

irq (interrupt request)
 signal is connected to
 global signal tiles (GST)
 in a hierarchical tree
 fashion




Reading Diablo registers in debug



Clock Gating in Diablo

- Each tile has 4 1 bit global signals coming in
- These go into all three 1 bit connection boxes
- There is another connection box that outputs the cg_en (clock gating enable) signal, reverse of which is the clk_en signal sent to the PE core
 - This connection box chooses this cg_en signal from 10 of the routing tracks on side 1 and the 4 global signals
 - Block diagram is on next slide

1 Bit Connection Boxes in Diablo



Improvements in Lassen over Diablo

- Lassen supports 16 bit Bfloat type
 - 1 b sign, 8 b exponent, 7 bit mantissa
 - Same range as Float32
- Bfloat add and multiply natively
- Micro-instructions to implement Bfloat transcendentals (divide, exp, power, log, sin, cos)
- Optimization passes (currently manual) to improve efficiency
- Proposed improvements: 16-bit LUT for masking operations
- Need review: Are the operations in lassen sufficient for implementing target applications

Diablo vs Lassen

Diablo Ops New Ops in Lassen

Add FPAdd

Sub FPMult

Abs

GTE Max FGetMant

LTE Min FAddlExp

Sel FSubExp

Mult0 FCnvExp2F

Mult1 FGetFInt

Mult2 FGetFFrac

SHR

SHL Other FP instructions requested by Jeff:

Or sub,

And le lt, ge, gt, neq, neq,

x_{Or} neg, flr, ceil, abs, min, max, sqr

1. Allows easy porting of applications!

2. Enables new applications that need a large range like DNN training or complex ops like divide

Micro-instructions

Transcendentals Example - Divide

```
divident = Data(0x4288) #68
divisor = Data(0x4020) #2.5
quotient = Data(0x41D9) #68/2.5 = 27.2
             = pe get mant(asm.fgetmant(), divisor, Data(0))
mant
lookup_result = mem_lut.div_lut(mant)
scaled result = pe scale res(asm.fsubexp(), lookup result, divisor)
quotient. = pe mult(asm.fp_mult(), scaled result, divident)
```

Bfloat LUTs

```
class tlut:
  def div_lut(self, index):
    return {
    0 : 0x3f80,
    1 : 0x3f7e,
    2 : 0x3f7c,
    126 : 0x3f01,
     127 : 0x3f00
    } [index]
  def ln_lut(self, index):
```


Memory


Max Strange


Memory Core in Jade


- There is a mux that chooses which one bit control signal goes out
 - 0, 1, 2, valid, full, almost_full
- Two banks both 16 bit wide and 512 entry
- There is a read and a write phase


Memory











9 output ports

Global Buffer


Taeyoung Kong

Global Buffer – Main Functions


- Highly banked buffer for data reuse
- Buffer to store bitstream for parallel reconfiguration

Design Philosophy: Make global buffer simple and flexible

Global Buffer – Components




Global Buffer – SoC interface




- SoC provides a wrapper that converts between this simple interface into AXI interface which has block transfers
 - Block = 256 words * 64 bits/word
- Pipelined to support high clock frequency


Global Buffer – I/O controller



Global Buffer – I/O controller

- To CGRA, we send out data and valid
- From CGRA, we get data and valid






<FIFO mode>

<SRAM mode>

Global Buffer – Parallel Reconfiguration




Global Controller

Taeyoung Kong & Alex Carsello


Configuration — AXI4-Lite & JTAG


• JTAG is able to write/read to CGRA configuration and TOP configuration



CGRA control – start & done


• Block level of application is controlled by cgra_start and cgra_done






Global Signal Flow

<River-flowing input>



<River-flowing output>



Debug Support by JTAG

- JTAG can do everything!
- Debug CGRA fabric
 - Write/read CGRA-configuration registers
 - Write/read SRAM in CGRA fabric
 - 4bit stall signal
 - Every tile has configuration registers to select a stall signal from 4bits
- Debug CGRA fabric + global buffer
 - Write/read TOP-configuration registers
 - Write/read SRAM in global buffer
 - Write/read CGRA control register (cgra_start)


Power Domains

Ankita Nayak

Motivation


Adoption of 'Design for PPA' mindset

Save power by turning off tiles in the fabric not actively used




Architectural Features


1. Power Switch Network Architecture




2. Boundary protection between the active and shutdown tiles




3. FT to connect IO near shutdown logic to the active part & for global signals



ON-OFF Boundary Protection



1. Redesign the muxes in the design to allow for inherent clamping mechanism




2. Use the existing muxes in the design for boundary protection

AON: Always ON


SD: Shutdown

Tile Architecture



- Configuration register and its decode logic for enabling the power switches is kept ON
- Buffers and logic on global signals are kept ON
- All other logic is shutdown when the tile is turned OFF

Top Level – Different sections can be turned ON/OFF by P&R



Summary of Garnet architectural features

- 1. Support for Bfloat16, and for executing complex operations like divide using multiple PEs
- 2. Addition of a global buffer to create a memory hierarchy for efficiently executing neural networks
- 3. Fast reconfiguration support using global buffer and control processor
- 4. Addition of configurable power domains

SoC

