






| | | | | | | |
|---|---|--------------|---|---|---|---|
| | 1 | 2 | 3 | 4 | 5 | 6 |
| A | Artix_7A50T Avnet Engineering Services www.Artix50.org | |  | | | |
| | Function | Sheet Number | | | | |
| | LEAD SHEET | 1 | | | | |
| | BLOCK DIAGRAM | 2 | | | | |
| | BANK 15 DDR3 Memory | 3 | | | | |
| | USB, QSPI, SHA, I2C, EEPROM | 4 | | | | |
| | BANK 14 DUAL ETHERNET, UART, GPIO | 5 | | | | |
| | BANK 0, SMT2 JTAG, BOOT MODE | 6 | | | | |
| | BANK 34 SWITCHES, LEDS | 7 | | | | |
| | BANK 35 PMOD INTERFACES | 8 | | | | |
| | FGPA POWER | 9 | | | | |
| | POWER, RESET | 10 | | | | |
| | BACK PAGE | 11 | | | | |
| B | <h1>Artix_7A50T</h1> <h2>7 APR 2015</h2> <h3>11:50:39 AM</h3> | | | | | |
| C | | | | | | |
| D | Copyright 2015, Avnet, Inc. All Rights Reserved. This material may not be reproduced, distributed, republished, displayed, posted, transmitted or copied in any form or by any means without the prior written permission of Avnet, Inc. AVNET and the AV logo are registered trademarks of Avnet, Inc. All trademarks and trade names are the properties of their respective owners and Avnet, Inc. disclaims any proprietary interest or right in trademarks, service marks and trade names other than its own. Avnet is not responsible for typographical or other errors or omissions or for direct, indirect, incidental or consequential damages related to this material or resulting from its use. Avnet makes no warranty or representation respecting this material, which is provided on an "AS IS" basis. AVNET HEREBY DISCLAIMS ALL WARRANTIES OR LIABILITY OF ANY KIND WITH RESPECT THERETO, INCLUDING, WITHOUT LIMITATION, REPRESENTATIONS REGARDING ACCURACY AND COMPLETENESS, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, SUITABILITY OR FITNESS FOR A PARTICULAR PURPOSE, TITLE AND/OR NON-INFRINGEMENT. This material is not designed, intended or authorized for use in medical, life support, life sustaining or nuclear applications or applications in which the failure of the product could result in personal injury, death or property damage. Any party using or selling products for use in any such applications do so at their sole risk and agree that Avnet is not liable, in whole or in part, for any claim or damage arising from such use, and agree to fully indemnify, defend and hold harmless Avnet from and against any and all claims, damages, loss, cost, expense or liability arising out of or in connection with the use or performance of products in such applications. | | | | | |
| | <div>  Avnet Engineering Services Title: 01 - Avnet Lead Sheet_C.SchDoc Size: B Project Name: Artix_7A50T Rev: C Date: 4/7/2015 Sheet 1 of 11 </div> | | | | | |
| | 1 | 2 | 3 | 4 | 5 | 6 |

Topology







SHA SECURITY EEPROM




32KB EEPROM




USB UART




PROG_PB RESET




BOOT MODE SELECT




FPGA DONE LED



DUAL JTAG




USER SLIDE SWITCHES




USER_LED1
USER_LED2
USER_LED3
USER_LED4
USER_LED5
USER_LED6
USER_LED7
USER_LED8


PB1
PB2
PB3
PB4




8 USER LEDS




USER_PUSH_BUTTONS






POWER JACK PWR_DIODE




BOARD POWER SUPPLIES

DESIGN NOTES - VDDR ADJUSTMENTS:
 For VDDR = 1.35V, R106 = 19.6K, R105 = 28.7K
 For VDDR = 1.5V (default), R106 = 23.2K, R105 = 26.7K



| | |
|---|--------------------------|
| AVNET Avnet Engineering Services | |
| Title: | 10 - POWER, RESET.SchDoc |
| Size: | Project Name: |
| B | Artix_7A50T |
| Date: 4/7/2015 | Sheet 10 of 11 |



Mechanicals:


PCB
ATMB-7A50T-PCB-B

PCB Mounting Holes


MTG1
0
MOUNTING HOLE 125mi


MTG4
0
MOUNTING HOLE 125mi