

# Artix\_7A50T

Avnet Engineering Services

[www.Artix50.org](http://www.Artix50.org)

Function	Sheet Number
Lead Sheet	1
Block Diagram	2
BANK 15 LPDDR Memory	3
USB, QSPI, SHA, I2C, EEPROM	4
BANK 14 DUAL ETHERNET, UART, GPIO	5
BANK 0, SMT2 JTAG, BOOT MODE	6
BANK 34 SWITCHES, LEDS	7
BANK 35 PMOD Interfaces	8
FGPA POWER	9
POWER, RESET	10
Back Page	11



# Artix\_7A50T

## 19 Jun 2014

10:04:35 AM


Copyright 2014, Avnet, Inc. All Rights Reserved.

This material may not be reproduced, distributed, republished, displayed, posted, transmitted or copied in any form or by any means without the prior written permission of Avnet, Inc. AVNET and the AV logo are registered trademarks of Avnet, Inc. All trademarks and trade names are the properties of their respective owners and Avnet, Inc. disclaims any proprietary interest or right in trademarks, service marks and trade names other than its own.






Avnet is not responsible for typographical or other errors or omissions or for direct, indirect, incidental or consequential damages related to this material or resulting from its use. Avnet makes no warranty or representation respecting this material, which is provided on an "AS IS" basis. AVNET HEREBY DISCLAIMS ALL WARRANTIES OR LIABILITY OF ANY KIND WITH RESPECT THERETO, INCLUDING, WITHOUT LIMITATION, REPRESENTATIONS REGARDING ACCURACY AND COMPLETENESS, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, SUITABILITY OR FITNESS FOR A PARTICULAR PURPOSE, TITLE AND/OR NON-INFRINGEMENT. This material is not designed, intended or authorized for use in medical, life support, life sustaining or nuclear applications or applications in which the failure of the product could result in personal injury, death or property damage. Any party using or selling products for use in any such applications do so at their sole risk and agree that Avnet is not liable, in whole or in part, for any claim or damage arising from such use, and agree to fully indemnify, defend and hold harmless Avnet from and against any and all claims, damages, loss, cost, expense or liability arising out of or in connection with the use or performance of products in such applications.

Avnet Engineering Services		
Title: 01 - Avnet Lead Sheet_B.SchDoc		
Size: B	Project Name: Artix_7A50T	Rev: A
Date: 6/19/2014		Sheet 1 of 11

# Topology












## PROG\_PB RESET




## BOOT MODE SELECT




## FPGA DONE LED




## DUAL JTAG




## USER SLIDE SWITCHES




## 8 USER LEDS



## CPU\_RST




## USER\_PUSH\_BUTTONS




**LAYOUT NOTE:**  
All PMOD signals routed differentially (P/N pairs)  
and length tuned to each other on each header.

**LAYOUT NOTE:**  
Place resistors and capacitors as close  
as possible to FPGA.


### PMOD 1 Interface




### PMOD 4 Interface




### PMOD 2 Interface




### PMOD 5 Interface




### PMOD 3 Interface



### PMOD 6 Interface




### NODE ID SLIDE SWITCHES








## POWER JACK PWR\_DIODE



## BOARD POWER SUPPLIES



Revision Notes:

Revision A:  
1) Initial design

Mechanicals:

  
PCB  
A7MB-7A50T-PCB-A

PCB Mounting Holes


  
MTG1  
0  
MOUNTING HOLE 125mil


  
MTG2  
0  
MOUNTING HOLE 125mil


  
MTG3  
0  
MOUNTING HOLE 125mil


  
MTG4  
0  
MOUNTING HOLE 125mil

Bumper Standoffs

  
BMPR1  
0  
SJ61A4  
7.9mm Bumper

  
BMPR2  
0  
SJ61A4  
7.9mm Bumper

  
BMPR3  
0  
SJ61A4  
7.9mm Bumper

  
BMPR4  
0  
SJ61A4  
7.9mm Bumper