



		Pin Name /	Optional	Configuration				Note (1
Bank Number	VREFB Group	Function (2)	Function(s) (2)	Function	F484	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484
QL0		GXB_TX3p			F2			
QL0		GXB_TX3n			F1			
QL0		GXB_RX3p			H2			
QL0		GXB_RX3n			H1			
QL0		GXB_TX2p			K2			
QL0		GXB_TX2n			K1			
QL0		GXB_RX2p			M2			
QL0		GXB_RX2n			M1			
QL0		GXB_TX1p			P2			
QL0		GXB_TX1p			P1			
QL0		GXB_RX1p			T2			
QL0		GXB_RX1n			T1			
QL0		GXB_TX0p			V2			
		GXB_TX0n			V2 V1			
QL0		GXB_RX0p			Y2			
QL0	+			+				
QL0		GXB_RX0n	_	MOELO	Y1		+	
B3	1	MSEL3		MSEL3	P4			
B3		MSEL2		MSEL2	R5			
B3		MSEL1		MSEL1	P5			
B3		MSEL0		MSEL0	T6			
B3		CONF_DONE		CONF_DONE	U5			
B3		nSTATUS		nSTATUS	R8			
B3B	VREFB3N2	REFCLK0p	DIFFCLK_0p,CLKIO20		M7			
B3B	VREFB3N2	REFCLK0n	DIFFCLK_0n		N7			
B3B		REFCLK1p	DIFFCLK_1p,CLKIO22		M8			
B3B	VREFB3N2	REFCLK1n	DIFFCLK_1n		N8			
B3	VREFB3N2	IO	PLL1_CLKOUTp		T7			
B3	VREFB3N2	IO	PLL1_CLKOUTn		T8			
B3	VREFB3N2	IO	PLL5_CLKOUTp		U6			
B3	VREFB3N2	IO	PLL5_CLKOUTn		V6			
B3	VREFB3N2	IO	PLL6_CLKOUTp		U7			
B3	VREFB3N2	IO	PLL6_CLKOUTn		V7			
B3	VREFB3N2	IO		INIT_DONE	W8			
B3	VREFB3N2	IO	DIFFIO_B1p	DATA5	W4			
B3	VREFB3N2	IO	DIFFIO_B1n	DATA6	Y4			
B3	VREFB3N2	IO	DIFFIO_B2p	DATA7	R9			
B3	VREFB3N2	IO	DIFFIO_B2n	Di Circi	T9			
B3	VREFB3N2	10	DIFFIO_B3p	CRC_ERROR	AA4			
B3	VREFB3N2	10	DIFFIO_B3n	NCEO	AB3		+	1
B3	VREFB3N2	10	DIFFIO_B4p	1,020	P10			
<u>вз</u> В3	VREFB3N2	10	DIFFIO_B4n	+	R10		+	+
B3	VREFB3N2	10	DIFFIO_B4II		W5	DM3B/BWS#3B	DM3B/BWS#3B	DM5B/BWS#5B
B3	VREFB3N2	10	DIFFIO_B5p DIFFIO_B5n	+	Y5	DQ3B	DQ3B	DQ5B
B3	VREFB3N2	10	VREFB3N2	+	V9	ראיס	DASE	DQOB
вз В3	VREFB3N2		DIFFIO_B6p		R11	DQS1B/CQ1B#, DPCLK0	DQS1B/CQ1B#, DPCLK0	DQS1B/CQ1B#, DPCLK0
	VKEFB3NZ	10						,
B3	VREFB3N2	10	DIFFIO_B6n		T11	DQ3B	DQ3B	DQ5B
B3	VREFB3N2	10	DIFFIO_B7p		W6	DQ3B	DQ3B	DQ5B
B3	VREFB3N2	10	DIFFIO_B7n		Y6	DQ3B	DQ3B	DQ5B
B3	VREFB3N2	IO	DIFFIO_B8p		W7	DQ3B	DQ3B	DQ5B
B3	VREFB3N2	IO	DIFFIO_B8n		Y7	DQ3B	DQ3B	DQ5B
B3	VREFB3N1	IO	DIFFIO_B9p		AB4	DQ3B	DQ3B	DQ5B


Pin List Page 1 of 16





Pin Name / Optional Configuration Bank Number VREFB Group Function (2) Function(s) (2) Function F484 DQS for X8/X9 in F484 DQS for X16/X18 in F484 DQS for X32/X36 in F484 VREFB3N1 AB5 DQ3B DQ3B DQ5B 10 DIFFIO B9n ВЗ VREFB3N1 DIFFIO_B10p AA6 DQ3B DQ3B DQ5B ВЗ VREFB3N1 DIFFIO B10n AB6 DM5B/BWS#5B DM3B/BWS#3B DM5B/BWS#5B 10 VREFB3N1 0 DIFFIO_B11p AA7 В3 VREFB3N1 10 DIFFIO B11n AB7 ВЗ VREFB3N1 10 VREFB3N1 W10 B3 VREFB3N1 DIFFIO B12p W9 DQ5B DQ3B DQ5B B3 VREFB3N1 DIFFIO_B12n Y8 DQS3B/CQ3B#, DPCLK1 DQS3B/CQ3B#, DPCLK1 DQS3B/CQ3B#, DPCLK1 10 В3 VREFB3N1 10 DIFFIO B13p Υ9 DQ5B DQ3B DQ5B В3 DQ5B VREFB3N1 0 DIFFIO_B13n AA9 DQ5B DQ3B В3 VREFB3N1 10 DIFFIO_B14p AB8 DQ5B DQ3B DQ5B ВЗ VREFB3N1 10 DIFFIO_B14n AB9 ВЗ VREFB3N0 DIFFIO_B15p W11 DQ5B DQ3B DQ5B 10 В3 VREFB3N0 0 DIFFIO B15n Y11 DQ5B DQ3B DQ5B В3 VREFB3N0 DQS5B/CQ5B#, DPCLK2 DQS5B/CQ5B#, DPCLK2 DQS5B/CQ5B#, DPCLK2 10 DIFFIO_B16p Y10 В3 VREFB3N0 0 DIFFIO B16n AA10 DQ5B DQ3B DQ5B В3 VREFB3N0 VREFB3N0 U12 VREFB3N0 DIFFIO B17p W12 DQ5B DQ3B DQ5B ВЗ VREFB3N0 10 DIFFIO_B17n Y12 DQ5B DQ3B DQ5B В3 VREFB3N0 10 DIFFIO_B18p AB10 DM4B DM5B/BWS#5B DM5B/BWS#5B В3 VREFB3N0 10 DIFFIO B18n AB11 DQ5B DQ5B ВЗА VREFB3N0 CLKIO12 DIFFCLK_7p,REFCLK2p M11 ВЗА VREFB3N0 CLKIO13 DIFFCLK 7n.REFCLK2n N11 В4 VREFB4N2 CLKIO14 DIFFCLK 6p AA12 B4 CLKIO15 AB12 VREFB4N2 DIFFCLK_6n B4 VREFB4N2 10 DIFFIO_B19p R13 DQ4B DQ5B DQ5B B4 DIFFIO_B19n VREFB4N2 T13 DQS4B/CQ5B, DPCLK3 DQS4B/CQ5B, DPCLK3 DQS4B/CQ5B, DPCLK3 VREFB4N2 DIFFIO_B20p W13 DQ4B DQ5B DQ5B VREFB4N2 10 DIFFIO_B20n Y13 DQ4B DQ5B DQ5B B4 VREFB4N2 10 DIFFIO B21p AA13 B4 VREFB4N2 DIFFIO B21n AB13 10 B4 VREFB4N2 VREFB4N2 V13 10 B4 VREFB4N2 10 DIFFIO_B22p AB14 DQ4B DQ5B DQ5B B4 VREFB4N2 DIFFIO_B22n AB15 DQ4B DQ5B DQ5B B4 VREFB4N2 DIFFIO_B23p W14 DQ4B DQ5B DQ5B 10 VREFB4N2 10 DIFFIO_B23n Y14 DQ4B DQ5B DQ5B B4 VREFB4N2 10 DIFFIO_B24p R14 VREFB4N2 10 DIFFIO B24n T14 B4 VREFB4N1 W15 DQ4B DQ5B DQ5B 10 DIFFIO B25p B4 VREFB4N1 10 DIFFIO B25n Y15 DM2B DM5B/BWS#5B DM5B/BWS#5B B4 VREFB4N1 DIFFIO_B26p U14 B4 VREFB4N1 10 DIFFIO_B26n U15 DQ2B DQ5B DQ5B B4 VREFB4N1 0 VREFB4N1 W16 B4 VREFB4N1 10 DIFFIO_B27p AA15 DQS2B/CQ3B, DPCLK4 DQS2B/CQ3B, DPCLK4 DQS2B/CQ3B, DPCLK4 B4 VREFB4N1 0 DIFFIO B27n AB16 B4 VREFB4N1 10 DIFFIO_B28p Y16 DQ2B DQ5B DQ5B B4 DIFFIO B28n AA16 DQ2B DQ5B DQ5B VREFB4N1 0 VREFB4N1 10 DIFFIO_B29p AB17 B4 DQ2B VREFB4N1 0 DIFFIO_B29n AB18 DQ5B DQ5B B4 VREFB4N1 10 DIFFIO_B30p W17 DQ2B DQ5B DQ5B B4 VREFB4N1 DIFFIO B30n Y17

Pin List Page 2 of 16





Version 1.1 Note (1)

		Pin Name /	Optional	Configuration				
ank Number	VREFB Group	Function (2)	Function(s) (2)	Function	F484	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484
34	VREFB4N1	IO	DIFFIO_B31p		Y18	DQ2B	DQ5B	DQ5B
34	VREFB4N1	IO	DIFFIO_B31n		AA18	DQ2B	DQ5B	DQ5B
34	VREFB4N0	IO	DIFFIO_B32p		R15			
34	VREFB4N0	IO	DIFFIO_B32n		T15			
34	VREFB4N0	IO	DIFFIO_B33p		AA19			
34	VREFB4N0	IO	DIFFIO_B33n		AB19			
34	VREFB4N0	IO	VREFB4N0		T16			
34	VREFB4N0	IO	DIFFIO_B34p		AA20			
34	VREFB4N0	IO	DIFFIO_B34n		AB20	DQS0B/CQ1B, DPCLK5	DQS0B/CQ1B, DPCLK5	DQS0B/CQ1B, DPCLK5
34	VREFB4N0	IO	DIFFIO_B35p		AA21	, , , , , , , , , , , , , , , , , , , ,	, , ,	,
4	VREFB4N0	IO	DIFFIO B35n		AB21		DQ5B	DQ5B
34	VREFB4N0	IO	DIFFIO_B36p		W18			
34	VREFB4N0	IO	DIFFIO B36n		Y19	DQ2B	DQ5B	DQ5B
34	VREFB4N0	IO	PLL3_CLKOUTp		AA22	2 422	2 402	
34	VREFB4N0	IO	PLL3_CLKOUTn		AB22	+	<u> </u>	
4	VREFB4N0	10	RUP2		W19	+		+
34	VREFB4N0	10	RDN2		Y20	+		+
35	VREFB5N2	10	RUP3		T17			
5 5	VREFB5N2	10	RDN3		T18			
55 55	VREFB5N2	10	DIFFIO_R49n		R17	DM3R/BWS#3R	DM3R/BWS#3R	DM1R/BWS#1R
35 35	VREFB5N2	10	DIFFIO_R49p		R16	DQS5R/CQ5R#, DPCLK6	DQS5R/CQ5R#, DPCLK6	DQS5R/CQ5R#, DPCLK
35 35	VREFB5N2	10	VREFB5N2		U18	DQS5R/CQ5R#, DPCLR6	DQS5R/CQ5R#, DPCLR6	DQS5R/CQ5R#, DPCLP
35		10				DQ3R	DQ3R	DQ1R
	VREFB5N2	_	DIFFIO_R47n		W22			
35	VREFB5N2	10	DIFFIO_R47p		Y22	DQ3R	DQ3R	DQ1R
35	VREFB5N2	10	DIFFIO_R46n		N15			
35 35	VREFB5N2	10	DIFFIO_R46p		P15	BOOD	DOOD	D04D
	VREFB5N2	10	DIFFIO_R45n		W21	DQ3R	DQ3R	DQ1R
35	VREFB5N2	10	DIFFIO_R45p	DE1/ OF	W20	DQ3R	DQ3R	DQ1R
35	VREFB5N2	IO	DIFFIO_R44n	DEV_OE	P14			
35	VREFB5N2	IO	DIFFIO_R44p	DEV_CLRn	P13			
55	VREFB5N2	IO	DIFFIO_R43n		V21	DQ3R	DQ3R	DQ1R
35	VREFB5N2	Ю	DIFFIO_R43p		V20	DQ3R	DQ3R	DQ1R
35	VREFB5N1	IO	DIFFIO_R42n		U20	DQ3R	DQ3R	DQ1R
35	VREFB5N1	Ю	DIFFIO_R42p		T19			
35	VREFB5N1	Ю	DIFFIO_R41n		T20	DQ3R	DQ3R	DQ1R
15	VREFB5N1	Ю	DIFFIO_R41p		R19	DQ3R	DQ3R	DQ1R
55	VREFB5N1	Ю	DIFFIO_R40n		U22			
55	VREFB5N1	Ю	DIFFIO_R40p		V22	DQS3R/CQ3R#, DPCLK7	DQS3R/CQ3R#, DPCLK7	DQS3R/CQ3R#, DPCLK
35	VREFB5N1	Ю	DIFFIO_R39n		R21			
35	VREFB5N1	Ю	DIFFIO_R39p		R20	DM1R/BWS#1R	DM3R/BWS#3R	DM1R/BWS#1R
35	VREFB5N1	IO	DIFFIO_R38n		T22			
55	VREFB5N1	Ю	DIFFIO_R38p		T21	DQ1R	DQ3R	DQ1R
55	VREFB5N1	Ю	VREFB5N1		P20			
55	VREFB5N1	IO	DIFFIO_R36n		M15			
55	VREFB5N1	IO	DIFFIO_R36p		N14			
5	VREFB5N1	IO	DIFFIO_R35n		M14			
35	VREFB5N1	IO	DIFFIO_R35p		N13			
35	VREFB5N1	IO	DIFFIO_R34n		L15	DQ1R	DQ3R	DQ1R
35	VREFB5N1	IO	DIFFIO_R34p		L14		75	
35	VREFB5N0	IO	DIFFIO_R33n		P22	DQ1R	DQ3R	DQ1R
35	VREFB5N0	IO	DIFFIO_R33p		R22		= ~~	

Pin List Page 3 of 16





Pin Name / Optional Configuration Bank Number VREFB Group Function (2) Function(s) (2) Function F484 DQS for X8/X9 in F484 DQS for X16/X18 in F484 DQS for X32/X36 in F484 VREFB5N0 M17 IO DIFFIO R32n **B**5 VREFB5N0 DIFFIO_R32p N17 DQ1R DQ3R DQ1R B5 VREFB5N0 DIFFIO R31n L13 VREFB5N0 10 DIFFIO_R31p M13 DQ1R DQ3R DQ1R VREFB5N0 DIFFIO R30n N20 B5 VREFB5N0 10 DIFFIO_R30p N19 DQS1R/CQ1R#, DPCLK8 DQS1R/CQ1R#, DPCLK8 DQS1R/CQ1R#, DPCLK8 B5 DQ3R VREFB5N0 DIFFIO_R29n N22 DQ1R DQ1R B5 VREFB5N0 DIFFIO_R29p N21 DQ1R DQ3R DQ1R 10 VREFB5N0 M20 10 VREFB5N0 B5 VREFB5N0 Ю DIFFIO_R27n L16 B5 VREFB5N0 10 DIFFIO_R27p M16 VREFB5N0 10 DIFFIO_R26n M19 DQ1R DQ3R DQ1R B5 VREFB5N0 DIFFIO_R26p M18 DQ1R DQ3R DQ1R 10 B5 VREFB5N0 CLKIO4 DIFFCLK 2n M22 B5 VREFB5N0 CLKIO5 M21 DIFFCLK_2p B6 VREFB6N2 CLKIO6 DIFFCLK 3n L22 B6 VREFB6N2 L21 CLKI07 DIFFCLK_3p B6 VREFB6N2 0 DIFFIO_R25n L20 DM0R DM1R/BWS#1R DM1R/BWS#1R B6 VREFB6N2 10 DIFFIO_R25p L19 DQ0R DQ1R DQ1R В6 VREFB6N2 VREFB6N2 J15 B6 VREFB6N2 10 DIFFIO R23n J20 DQ0R DQ1R DQ1R B6 VREFB6N2 Ю DIFFIO_R23p J19 DQ0R DQ1R DQ1R VREFB6N2 B6 DIFFIO_R22n H22 DQS0R/CQ1R, DPCLK9 DQS0R/CQ1R, DPCLK9 DQS0R/CQ1R, DPCLK9 B6 VREFB6N2 DIFFIO_R22p J21 B6 J22 VREFB6N2 DIFFIO_R21n 10 B6 VREFB6N2 10 DIFFIO_R21p K22 DQ0R DQ1R DQ1R В6 DIFFIO_R20n VREFB6N2 K20 B6 VREFB6N2 DIFFIO R20p K19 DQ0R DQ1R DQ1R B6 VREFB6N2 10 DIFFIO_R19n H21 B6 VREFB6N2 10 DIFFIO R19p H20 DQ0R DQ1R DQ1R B6 VREFB6N2 DIFFIO_R18n G21 10 B6 VREFB6N2 G20 DQ0R DQ1R DQ1R 10 DIFFIO R18p B6 VREFB6N1 10 DIFFIO_R17n E20 B6 VREFB6N1 DIFFIO_R17p F20 B6 VREFB6N1 10 DIFFIO_R16n F22 DQ0R DQ1R DQ1R B6 VREFB6N1 10 DIFFIO_R16p G22 B6 VREFB6N1 DIFFIO_R15n E22 10 B6 VREFB6N1 10 DIFFIO R15p E21 DQ1R DQ1R B6 VREFB6N1 0 DIFFIO_R14n D22 B6 VREFB6N1 10 DIFFIO R14p D21 DM2R DM1R/BWS#1R DM1R/BWS#1R B6 VREFB6N1 VREFB6N1 H17 B6 VREFB6N1 10 DIFFIO_R12n B22 B6 VREFB6N1 0 DIFFIO_R12p C22 DQ1R DQ1R B6 A22 VREFB6N1 10 DIFFIO R11n B6 VREFB6N1 0 DIFFIO R11p A21 DQ2R DQ1R DQ1R B6 VREFB6N1 10 DIFFIO_R10n D20 В6 VREFB6N1 DIFFIO R10p D19 DQ2R DQ1R DQ1R 0 B6 VREFB6N1 10 DIFFIO_R9n B21 DQS2R/CQ3R, DPCLK10 DQS2R/CQ3R, DPCLK10 DQS2R/CQ3R, DPCLK10 B6 B20 VREFB6N1 0 DIFFIO R9p DQ2R DQ1R DQ1R B6 VREFB6N1 10 DIFFIO_R8n C20 B6 C19 DQ2R DQ1R DQ1R VREFB6N1 DIFFIO_R8p

Pin List Page 4 of 16





Note (1)

		Pin Name /	Optional	Configuration				Note (
Bank Number	VREFB Group		Function(s) (2)	Function	F484	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484
36	VREFB6N1	IO	DIFFIO_R7n		A20			
6	VREFB6N1	IO	DIFFIO_R7p		B19	DQ2R	DQ1R	DQ1R
6	VREFB6N0	IO	DIFFIO_R6n		K17			
6	VREFB6N0	IO	DIFFIO_R6p		J16			
6	VREFB6N0	IO	VREFB6N0		G18			
6	VREFB6N0	IO	DIFFIO_R4n		K14			
6	VREFB6N0	IO	DIFFIO_R4p		K13			
6	VREFB6N0	IO	DIFFIO_R3n		H16			
6	VREFB6N0	IO	DIFFIO_R3p		H15			
6	VREFB6N0	IO	DIFFIO_R2n		G17	DQ2R	DQ1R	DQ1R
6	VREFB6N0	IO	DIFFIO_R2p		G16	DQS4R/CQ5R, DPCLK11	DQS4R/CQ5R, DPCLK11	DQS4R/CQ5R, DPCLK11
3	VREFB6N0	IO	DIFFIO_R1n		G19	DQ2R	DQ1R	DQ1R
5	VREFB6N0	IO	DIFFIO_R1p		F18	DQ2R	DQ1R	DQ1R
7	VREFB7N0	IO	RUP4		F16	-		
7	VREFB7N0	IO	RDN4		F17			
7	VREFB7N0	IO	PLL4 CLKOUTn		C17			
7	VREFB7N0	IO	PLL4 CLKOUTp		C18			
	VREFB7N0	IO	. == := = :: = : :		B18			
 7	VREFB7N0	IO	DIFFIO_T37n		A18	DQ2T	DQ5T	DQ5T
	VREFB7N0	IO	DIFFIO_T37p		A19	DQ2T	DQ5T	DQ5T
7	VREFB7N0	IO	DIFFIO_T36n		D17		2 40 .	2 43 .
7	VREFB7N0	IO	DIFFIO_T36p		E17			
7	VREFB7N0	IO	VREFB7N0		D16			
7	VREFB7N0	IO	DIFFIO T35n		B16	DQS0T/CQ1T, DPCLK12	DQS0T/CQ1T, DPCLK12	DQS0T/CQ1T, DPCLK12
7	VREFB7N0	IO	DIFFIO_T35p		C16	DQ2T	DQ5T	DQ5T
7	VREFB7N0	IO	DIFFIO_T34n		A16	DQ2T	DQ5T	DQ5T
7	VREFB7N0	IO	DIFFIO_T34p		A17	DGZI	DQ01	DQ01
<u>' </u>	VREFB7N0	IO	DIFFIO_T33n		C15	DQ2T	DQ5T	DQ5T
7	VREFB7N0	IO	DIFFIO_T33p		D15	DGZI	DQ01	DQ01
<u>' </u>	VREFB7N1	IO	DIFFIO_T32n		A15	DQ2T	DQ5T	DQ5T
<u>' </u>	VREFB7N1	IO	DIFFIO_T32p		B15	DQ2T	DQ5T	DQ5T
<u>' </u>	VREFB7N1	IO	DIFFIO_T31n		C14	DQZ1	DQ31	DQS1
7	VREFB7N1	IO	DIFFIO_T31p		D14	DQ2T	DQ5T	DQ5T
7	VREFB7N1	IO	DIFFIO_T30n		A13	DQZ1	DQ31	DQS1
7	VREFB7N1	IO	DIFFIO_T30p		A14		DQ5T	DQ5T
7	VREFB7N1	IO	VREFB7N1		D13		DQ31	DQ31
7	VREFB7N1	IO	DIFFIO_T29n		C12	DM2T	DM5T/BWS#5T	DM5T/BWS#5T
7	VREFB7N1	IO	DIFFIO_T29p		C13	DIVIZI	DW31/BW3#31	DW31/BW3#31
7	VREFB7N1	IO	DIFFIO_T28n		B12	DQ4T	DQ5T	DQ5T
7	VREFB7N1	IO	DIFFIO_T28p		B13	DQ4T	DQ5T	DQ5T
7	VREFB7N1	IO	DIFFIO_T27n		G14	DQ41	DQ31	DQJI
7	VREFB7N1	IO	DIFFIO_T27p		G15	DQS2T/CQ3T, DPCLK13	DQS2T/CQ3T, DPCLK13	DQS2T/CQ3T, DPCLK13
7	VREFB7N1	IO			H14	DQ321/CQ31, DFCLK13	DQ321/CQ31, DFCLK13	DQ321/CQ31, DFCLK13
7	VREFB7N1	IO	DIFFIO_T26n DIFFIO T26p		J14	DQ4T	DQ5T	DQ5T
<u>'</u> 7	VREFB7N1	10	DIFFIO_126p DIFFIO_T25n		J12	DØ41	ראַטו	ועטו
7	VREFB7N2	10	DIFFIO_T25p		K12	DOAT	DOST	DOST
7	VREFB7N2	10	DIFFIO_T24n		C10	DQ4T	DQ5T	DQ5T
7	VREFB7N2	10	DIFFIO_T24p		C11			
7	VREFB7N2	10	VREFB7N2		F12	DO 4T	DOST	DOST
7	VREFB7N2	IO	DIFFIO_T23n		H13	DQ4T	DQ5T	DQ5T
7	VREFB7N2	IO	DIFFIO_T23p		J13	DQ4T	DQ5T	DQ5T

Pin List

Page 5 of 16





		Pin Name /	Optional	Configuration				
ank Number	VREFB Group		Function(s) (2)	Function	F484	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484
7	VREFB7N2	10	DIFFIO_T22n		A11	DQ4T	DQ5T	DQ5T
7		Ю	DIFFIO_T22p		A12			
7		Ю	DIFFIO_T21n		A10	DQ4T	DQ5T	DQ5T
7	VREFB7N2	Ю	DIFFIO_T21p		B10	DQS4T/CQ5T, DPCLK14	DQS4T/CQ5T, DPCLK14	DQS4T/CQ5T, DPCLK14
7	VREFB7N2	Ю	DIFFIO_T20n		G12		DQ5T	DQ5T
7	VREFB7N2	Ю	DIFFIO_T20p		H12	DM4T	DM5T/BWS#5T	DM5T/BWS#5T
7	VREFB7N2	CLKIO8	DIFFCLK_5n		A9			
7	VREFB7N2	CLKIO9	DIFFCLK_5p		B9			
3A	VREFB8N0	CLKIO10	DIFFCLK_4n,REFCLK3n		J10			
3A	VREFB8N0	CLKIO11	DIFFCLK_4p,REFCLK3p		K10			
3		10	DIFFIO_T19n		A8	DQS5T/CQ5T#, DPCLK15	DQS5T/CQ5T#, DPCLK15	DQS5T/CQ5T#, DPCLK1
3	VREFB8N0	Ю	DIFFIO_T19p		B7	DQ5T	DQ3T	DQ5T
3	VREFB8N0	10	DIFFIO_T18n		A6			
3	VREFB8N0	Ю	DIFFIO_T18p		A7	DQ5T	DQ3T	DQ5T
}		Ю	DIFFIO_T17n		A4	DQ5T	DQ3T	DQ5T
3		Ю	DIFFIO_T17p		A5			
3		Ю	VREFB8N0		D12			
3	VREFB8N0	Ю	DIFFIO_T16n		A2	DQ5T	DQ3T	DQ5T
3	VREFB8N0	Ю	DIFFIO_T16p		A3	DQ5T	DQ3T	DQ5T
3	VREFB8N0	Ю	DIFFIO_T15n		B3	DQ5T	DQ3T	DQ5T
3	VREFB8N0	Ю	DIFFIO_T15p		B4			
3	VREFB8N0	Ю	DIFFIO_T14n		B6	DQ5T	DQ3T	DQ5T
3	VREFB8N0	Ю	DIFFIO_T14p		C6	DQ5T	DQ3T	DQ5T
3	VREFB8N1	10	DIFFIO_T13n		A1			
3	VREFB8N1	10	DIFFIO_T13p		B1	DQ5T	DQ3T	DQ5T
3	VREFB8N1	Ю	DIFFIO_T12n		C8			
3	VREFB8N1	Ю	DIFFIO_T12p		D8			
3	VREFB8N1	Ю	VREFB8N1		D11			
3	VREFB8N1	Ю	DIFFIO_T11n		C1	DM5T/BWS#5T	DM3T/BWS#3T	DM5T/BWS#5T
3	VREFB8N1	Ю	DIFFIO_T11p		C2			
3	VREFB8N1	Ю	DIFFIO_T10n		C7	DQS3T/CQ3T#, DPCLK16	DQS3T/CQ3T#, DPCLK16	DQS3T/CQ3T#, DPCLK1
3	VREFB8N1	Ю	DIFFIO_T10p		D7	DQ3T	DQ3T	DQ5T
3	VREFB8N1	Ю	DIFFIO_T9n		C3			
3	VREFB8N1	Ю	DIFFIO_T9p		C4	DQ3T	DQ3T	DQ5T
3	VREFB8N1	Ю	DIFFIO_T8n		E8	DQ3T	DQ3T	DQ5T
3	VREFB8N1	Ю	DIFFIO_T8p		F8			
3	VREFB8N2	Ю	DIFFIO_T7n		C5	DQ3T	DQ3T	DQ5T
3	VREFB8N2	Ю	DIFFIO_T7p		D4			
3	VREFB8N2	Ю	DIFFIO_T6n		D5	DQ3T	DQ3T	DQ5T
3	VREFB8N2	Ю	DIFFIO_T6p		E5	DQS1T/CQ1T#, DPCLK17	DQS1T/CQ1T#, DPCLK17	DQS1T/CQ1T#, DPCLK1
3	VREFB8N2	Ю	VREFB8N2		D10			
3	VREFB8N2	Ю	DIFFIO_T5n		C9	DQ3T	DQ3T	DQ5T
3	VREFB8N2	Ю	DIFFIO_T5p		D9	DQ3T	DQ3T	DQ5T
3	VREFB8N2	Ю	DIFFIO_T4n		D6	DQ3T	DQ3T	DQ5T
3	VREFB8N2	IO	DIFFIO_T4p		E6	DQ3T	DQ3T	DQ5T
3	VREFB8N2	IO	DIFFIO_T3n		G7			
3	VREFB8N2	IO	DIFFIO_T3p		H7			
3	VREFB8N2	IO	DIFFIO_T2n	DATA4	F6	DM3T/BWS#3T	DM3T/BWS#3T	DM5T/BWS#5T
3	VREFB8N2	IO	DIFFIO_T2p	DATA3	G6			
		IO	DIFFIO T1n	DATA2	G8	<u> </u>		+
3	VREFB8N2	IU		שתותב	Go			





Pin Name / Optional Configuration VREFB Group Function (2) Function F484 DQS for X8/X9 in F484 DQS for X16/X18 in F484 DQS for X32/X36 in F484 Bank Number Function(s) (2) VREFB8N2 10 PLL2 CLKOUTn G10 B8 VREFB8N2 Ю PLL2_CLKOUTp Н9 B8 VREFB8N2 10 CLKUSR G11 B9 VREFB8N2 Ю DATA0 K4 В9 DATA1, ASDO VREFB8N2 D1 IO B9 VREFB8N2 Ю NCSO J4 DCLK В9 DCLK D3 В9 nCONFIG nCONFIG H4 В9 D2 F5 nCE nCE B9 TDI TDI B9 TCK TCK E4 В9 TMS TMS G5 В9 TDO TDO E3 **GND** F3 GND М3 GND T4 GND U3 GND V19 GND E19 GND H5 GND AA11 GND AA14 GND AA17 GND AA5 GND AA8 GND B11 GND B14 GND B17 GND B2 GND B5 GND B8 GND C21 GND D18 E7 GND GND F11 GND F13 GND F15 GND F21 GND F9 GND H11 GND H18 GND J6 GND J8 GND K11 GND K15 GND K21 GND K5 GND K7 GND K9 GND L10 GND L12

Pin List





Pin Name / Optional Configuration VREFB Group Function (2) Function(s) (2) Function F484 DQS for X8/X9 in F484 DQS for X16/X18 in F484 DQS for X32/X36 in F484 Bank Number GND L18 GND L6 GND L8 GND M5 GND M9 GND N10 GND N4 GND N6 GND P11 P16 GND GND P18 GND P21 GND P9 **GND** R12 GND R6 GND U10 GND U17 GND U21 GND V11 GND V14 GND V5 GND V8 GND Y21 GND AA1 GND AA2 GND AB2 GND E1 GND E2 GND G1 GND G2 GND J1 GND J2 GND L2 GND GND N1 GND N2 R1 GND GND R2 GND U1 GND U2 GND W1 GND W2 VCC_CLKIN3A N12 VCC_CLKIN3B P7 VCC_CLKIN8A H10 VCCD_PLL G3 VCCD_PLL M4 VCCD_PLL R4 VCCD_PLL U4 VCCD_PLL V18 VCCD_PLL E18





Pin Name / Optional Configuration VREFB Group Function (2) Function(s) (2) Function F484 DQS for X8/X9 in F484 DQS for X16/X18 in F484 DQS for X32/X36 in F484 Bank Number **VCCINT** J5 VCCINT F7 VCCINT G13 VCCINT G9 VCCINT H6 VCCINT J11 VCCINT J17 VCCINT J7 VCCINT J9 VCCINT K16 VCCINT K6 VCCINT K8 VCCINT L11 VCCINT L17 VCCINT L5 VCCINT L7 VCCINT L9 VCCINT M10 VCCINT M12 M6 VCCINT VCCINT N16 VCCINT N5 VCCINT N9 VCCINT P12 VCCINT P17 VCCINT P6 P8 **VCCINT** VCCINT R7 VCCINT T10 VCCINT T12 VCCINT U16 VCCIO3 U11 VCCIO3 U8 VCCIO3 U9 VCCIO3 V10 VCCIO3 V12 VCCIO4 U13 VCCIO4 V15 VCCIO4 V16 VCCIO4 VCCIO5 V17 N18 VCCIO5 P19 VCCIO5 R18 VCCIO6 H19 VCCIO6 J18 VCCIO6 K18 VCCIO7 E13 VCCIO7 E14 VCCIO7 E15 VCCI07 E16 VCCI07 F14

Pin List

Page 9 of 16



Note (1)

	Pin Name /	Optional	Configuration				14010
Bank Number	VREFB Group Function (2)	Function(s) (2)	Function	F484	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484
	VCCIO8			E10			
	VCCIO8			E11			
	VCCIO8			E12			
	VCCIO8			E9			
	VCCIO8			F10			
	VCCIO9			G4			
	VCCA			F4			
	VCCA			L4			
	VCCA			T5			
	VCCA			V4			
	VCCA			U19			
	VCCA			F19			
	NC			Y3			
	NC			AA3			
	VCCL_GXB			V3			
	VCCL_GXB			K3			
	VCCL_GXB			L3			
	VCCL_GXB			N3			
	VCCL_GXB			T3			
	VCCH_GXB			H3			
	VCCH_GXB			P3			
	RREF0			AB1			
	VCCA_GXB			W3			
	VCCA_GXB			J3			
	VCCA_GXB			R3			

Notes:

(1) For DQS pins that do not have the associated DQ pins, the particular DQS is not supported.

(2) For implementation of transceiver applications that run at ≥2.97Gbps data rate, you must refer to the Cyclone IV Device Family Pin Connection Guidelines.



	Pin Type (1st, 2nd, &	
Pin Name	3rd Function)	Pin Description
	•	Clock and PLL Pins
CLK[5, 7, 9, 11, 12,14],	Clock, Input	Dedicated global clock input pins that can also be used for the positive terminal inputs for differential
DIFFCLK_[27]p	·	global clock input or user input pins.
CLK[4, 6, 8, 10, 13, 15],	Clock, Input	Dedicated global clock input pins that can also be used for the negative terminal inputs for
DIFFCLK_[27]n		differential global clock input or user input pins.
DIFFCLK_[0, 1, 8, 9]p,	Clock, Input	Optional positive terminal inputs for differential global clock input or single-ended clock input.
CLKIO[17, 19, 20, 22]		
DIFFCLK_[0, 1, 8, 9]n	Clock, Input	Optional negative terminal inputs for differential global clock input.
PLL[18]_CLKOUTp	I/O, Output	Optional positive terminal for external clock outputs from PLL [18]. These pins can be assigned to
		single-ended or differential I/O standards if it is being fed by a PLL output.
PLL[18]_CLKOUTn	I/O, Output	Optional negative terminal for external clock outputs from PLL [18]. These pins can be assigned to
		single-ended or differential I/O standards if it is being fed by a PLL output.
	•	Configuration/JTAG Pins
MSEL[03]	Input	Configuration input pins that set the Cyclone IV GX device configuration scheme. The smaller
		devices like EP4CGX15, EP4CGX22, and EP4CGX30 do not have the MSEL3 pin.
nCE	Input	Dedicated active-low chip enable. When nCE is low, the device is enabled. When nCE is high, the
		device is disabled.
nCONFIG	Input	Dedicated configuration control input. Pulling this pin low during user-mode will cause the FPGA to
		lose its configuration data, enter a reset state, and tri-state all I/O pins. Returning this pin to a logic
		high level will initiate reconfiguration.
CONF_DONE	Bidirectional	This is a dedicated configuration status pin. As a status output, the CONF_DONE pin drives low
	(open-drain)	before and during configuration. Once all configuration data is received without error and the
		initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after
		all data is received. Then the device initializes and enters user mode. It is not available as a user I/O
		pin.
NCEO	I/O, Output	Output that drives low when device configuration is complete. This pin can be used as a regular I/O
		if not used for device configuration.
nSTATUS	Bidirectional	This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after
	(open-drain)	power-up and releases it after POR time. As a status output, the nSTATUS is pulled low if an error
		occurs during configuration. As a status input, the device enters an error state when nSTATUS is
		driven low by an external source during configuration or initialization. It is not available as an user I/O
		pin.
TCK	Input	Dedicated JTAG test clock input pin.
TMS	Input	Dedicated JTAG test mode select input pin.
TDI	Input	Dedicated JTAG test data input pin.
TDO	Output	Dedicated JTAG test data output pin.
NCSO	I/O, Output	Dedicated output control signal from the FPGA to the serial configuration device in AS mode that
		enables the configuration device.



	Dim Tones /4st Oct 1 0	1000 (1)
Din Name	Pin Type (1st, 2nd, &	Din Decembries
Pin Name ASDO, DATA1	3rd Function)	Pin Description
ASDO, DATAT	Input (PS, FPP) Output (AS)	This pin functions as DATA1 in PS and FPP modes, and as ASDO in AS mode. DATA1: Data input in non-AS mode. Byte-wide configuration data is presented to the target device on DATA[07]. In PS configuration scheme, DATA1 functions as user I/O pin during configuration, which means it is
		tri-stated. After FPP configuration, DATA1 is available as a user I/O pin and the state of this pin depends on the Dual- Purpose Pin settings. ASDO: Control signal from the FPGA to the serial configuration device in AS mode used to read out configuration data.
DATA0	I/O, Input	Dual-purpose configuration data input pin. The DATA0 pin can be used for bit-wide configuration or as an I/O pin after configuration is complete.
DATA[27]	Input (FPP)	Data inputs. Byte-wide configuration data is presented to the target device on DATA [07]. In AS or PS configuration scheme, they function as user I/O pins during configuration, which means they are tri-stated. After FPP configuration, DATA [27] are available as user I/O pins and the state of these pins depends on the Dual-Purpose Pin settings.
DCLK	Input (PS) Output (AS)	Dedicated configuration clock pin. In PS configuration, DCLK is used to clock configuration data from an external source into the FPGA. In AS mode, DCLK is an output from the FPGA that provides timing for the configuration interface.
CRC_ERROR	I/O, Output	Active high signal that indicates that the error detection circuit has detected errors in the configuration SRAM bits. This pin is optional and is used when the CRC error detection circuit is enabled. This pin can be used as regular I/O if not used for CRC error detection.
DEV_CLRn	I/O (when option off), Input (when option on)	Optional pin that allows designers to override all clears on all device registers. When this pin is driven low, all registers are cleared; when this pin is driven high, all registers behave as programmed. This pin is enabled by turning on the Enable device-wide reset (DEV_CLRn) option in the Quartus II software.
DEV_OE	I/O (when option off), Input (when option on)	Optional pin that allows designers to override all tri-states on the device. When this pin is driven low, all I/O pins are tri-stated; when this pin is driven high, all I/O pins behave as defined in the design. This pin is enabled by turning on the Enable device-wide output enable (DEV_OE) option in the Quartus II software.
INIT_DONE	I/O, Output (open-drain)	This is a dual-purpose pin and can be used as an I/O pin when not enabled as INIT_DONE. When enabled, a transition from low to high at the pin indicates when the device has entered user mode. If the INIT_DONE output is enabled, the INIT_DONE pin cannot be used as a user I/O pin after configuration. This pin is enabled by turning on the Enable INIT_DONE output option in the Quartus II software.
CLKUSR	I/O, Input	Optional user-supplied clock input. Synchronizes the initialization of one or more devices. If this pin is not enabled for use as a user-supplied configuration clock, it can be used as a user I/O pin. This pin is enabled by turning on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software.
		Differential I/O Pins



		Note (1)
	Pin Type (1st, 2nd, &	
Pin Name	3rd Function)	Pin Description
DIFFIO_[R,T,B]072][n,p]	I/O, TX/RX channel	Dual-purpose differential transmitter/receiver channels. These channels can be used for transmitting/receiving LVDS compatible signals. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.
		ternal Memory Interface Pins
DQS[05][R,T,B]/CQ[0,1,3,5][R,T,B][#],DPCLK[017]		Dual-purpose DPCLK/DQS pins can connect to the global clock network for high-fanout control signals such as clocks, asynchronous clears, presets and clock enables. It can also be used as optional data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase shift circuitry, which allows fine tune of the phase shift for input clocks or strobes to properly align clock edges needed to capture data.
DQ[05][R,T,B]	I/O, DQ	Optional data signal for use in external memory interface.
DM[05][R,B,T]/BWS#[05][R,T,B]	I/O, DM/BWS#	The data mask pins are only required when writing to DDR SDRAM and DDR2 SDRAM devices. QDR II SRAM devices use the BWS signal to select the byte to be written into memory. A low signal on the DM/BWS# pin indicates that the write is valid. Driving the DM/BWS# pin high results in the memory masking the DQ signals.
	•	Reference Pins
RUP[24]	I/O, Input	Reference pins for on-chip termination (OCT) block in I/O banks 4, 5, and 7. The external precision resistor RUP must be connected to the designated RUP pin within the same bank when used. If the RUP pin is not used, this pin can function as a regular I/O pin.
RDN[24]	I/O, Input	Reference pins for on-chip termination (OCT) block in I/O banks 4, 5, and 7. The external precision resistor RDN must be connected to the designated RDN pin within the same bank when used. If the RDN pin is not used, this pin can function as a regular I/O pin.
NC	No Connect	Do not drive signals into these pins.
		Supply Pins
VCCINT	Power	These are internal logic array voltage supply pins.
VCCD_PLL	Power	Digital power for PLLs. The designer must power up these pins, even if the PLL is not used.
VCCA	Power	Analog power for PLLs. All VCCA pins must be powered and all VCCA pins must be powered up and powered down at the same time even if not all the PLLs are used. Designer is advised to keep VCCA isolated from other VCC for better jitter performance.
VCCIO[39]	Power	These are I/O supply voltage pins for banks 3 through 9. Each bank can support a different voltage level. VCCIO supplies power to the input and output buffers for all I/O standards.
VCC_CLKIN[3,8]A	Power	CLLKIN power in bank 3A and bank 8A.
VREFB[38]N[02]	I/O	Input reference voltage for each I/O bank. If a bank uses a voltage-referenced I/O standard, then these pins are used as the voltage-reference pins for the bank. If voltage reference I/O standards are not used in the bank, the VREF pins are available as user I/O pins.
GND	Ground	Device ground pins. All GND pins should be connected to GND plane on the board.
VOOL OVE	In .	Transceiver Pins
VCCL_GXB	Power	Supplies power to the transceiver PMA TX, PMA RX, and clocking.



Note (1)

	D: T // / 0 1 0		
	Pin Type (1st, 2nd, &		
Pin Name	3rd Function)	Pin Description	
VCCH_GXB	Power	Supplies power to the transceiver PMA output (TX) buffer.	
VCCA_GXB	Power	Supplies power to the transceiver PMA regulator.	
GXB_RX[07]p	Input	High speed positive differential receiver channels.	
GXB_RX[07]n	Input	High speed negative differential receiver channels.	
GXB_TX[07]p	Output	High speed positive differential transmitter channels.	
GXB_TX[07]n	Output	High speed negative differential transmitter channels.	
REFCLK[05]p (2)	Input	High speed differential reference clock positive.	
REFCLK[05]n (2)	Input	High speed differential reference clock complement.	
RREF0	Input	Reference resistor for transceiver.	

Notes:

- (1) The pin definitions are prepared based on the device with the largest density, EP4CGX150. For the availability of pins in each density, refer to the pin list.
- (2) For implementation of transceiver applications that run at ≥2.97Gbps data rate, you must refer to the Cyclone IV Device Family Pin Connection Guidelines.



Pin Information for the Cyclone[®] IV GX EP4CGX30F484 Device Version 1.1 Note (1), (2)

5 11.6	VREFB8	N2	VREFB8N1	VREFB8N0	VREFB7N2	VREFB7N1	VREFB7N0		
PLL2	B9	B8B	B8	B8A		B7		PL	L4
PLL8									VREFB6N0
Transceiver Block (QL1)								B6	VREFB6N1 VR
PLL7									VREFB6N2
PLL6									VREFB5N0
Transceiver Block (QL0)								B5	VREFB5N1
PLL5									VREFB5N2
PLL1	B3 VREFB3	B3B N2	B3 VREFB3N1	B3A VREFB3N0	VREFB4N2	B4 VREFB4N1	VREFB4N0	PL	L3

Notes:

- 1. This is a top view of the silicon die.
- 2. This is only a pictorial representation to provide an idea of placement on the device. For exact locations, refer to the pin list and the Quartus[®] II software.



Version Number	Date	Changes Made
1.0	6/23/2010	Initial release.
1.1	11/8/2010	Added new note in Pin List and Pin Definitions.