

Notes (1), (2)

			1							Notes (1), (2	
Bank Number	VREFB Group	Pin Name/ Function	Optional Function(s)	Configuration Function	E144 (3)	M164	F256/ U256	DQS for X8/X9 in E144	DQS for X8/X9 in M164	DQS for X16/X18 in F256/U256	
31	VREFB1N0	Ю			1	B2	D4				
31	VREFB1N0	Ю			2	B1	E5				
31	VREFB1N0	IO			3	A1	F5				
31	VREFB1N0	IO			4	C1	B1			DQS2L/CQ3L	
31	VREFB1N0	VCCINT			5						
B1	VREFB1N0	IO	DIFFIO_L1p				C2				
B1	VREFB1N0	IO	DIFFIO_L1n	DATA1, ASDO	6	D2	C1				
31	VREFB1N0	IO	VREFB1N0	,	7	D1	F3				
B1	VREFB1N0	IO	DIFFIO_L2p	FLASH_nCE, nCSO	8	E1	D2				
B1	VREFB1N0	IO	DIFFIO_L2n				D1				
B1	VREFB1N0	nSTATUS		nSTATUS	9	E2	F4				
B1	VREFB1N0	IO					G5				
B1	VREFB1N0	Ю	DIFFIO_L3p				F2				
B1		IO	DIFFIO_L3n				F1				
B1	VREFB1N0	Ю	DIFFIO_L4p		10	F2	G2	DQS0L/CQ1L, DPCLK0	DQS0L/CQ1L, DPCLK0	DQS0L/CQ1L, DPCLK0	
B1	VREFB1N0	IO	DIFFIO L4n		11	F1	G1				
B1		DCLK		DCLK	12	F3	H1				
31		IO		DATA0	13	G1	H2				
31		nCONFIG		nCONFIG	14	G2	H5				
B1	VREFB1N0	TDI		TDI	15	G3	H4				
B1		TCK		TCK	16	H2	НЗ				
B1		VCCIO1			17						
B1		TMS		TMS	18	H1	J5				
B1	VREFB1N0	GND		-	19						
B1	VREFB1N0	TDO		TDO	20	НЗ	J4				
B1	VREFB1N0	nCE		nCE	21	H4	J3				
B1	VREFB1N0	CLK0	DIFFCLK_0p	-	22	J2	E2				
B1	VREFB1N0	CLK1	DIFFCLK_0n		23	J1	E1				
B2	VREFB2N0	CLK2	DIFFCLK_1p		24	K3	M2				
32		CLK3	DIFFCLK_1n		25	J3	M1				
32	VREFB2N0	IO	DIFFIO_L5p				J2				
32	VREFB2N0	IO	DIFFIO_L5n				J1				
32	VREFB2N0	IO	_				J6				
32	VREFB2N0	VCCIO2			26						
B2	VREFB2N0	IO	DIFFIO_L6p				K6				
32	VREFB2N0	GND			27						
32	VREFB2N0	IO	DIFFIO_L6n		28	K1	L6				
B2	VREFB2N0	VCCINT			29						
B2	VREFB2N0	IO	DIFFIO_L7p				K2				
B2	VREFB2N0	IO	DIFFIO_L7n				K1				
	1	1			1		1	DQS1L/CQ1L#,	DQS1L/CQ1L#,	DQS1L/CQ1L#,	
B2	VREFB2N0	10	DIFFIO_L8p		30	L2	L2	DPCLK1	DPCLK1	DPCLK1	
B2	VREFB2N0	IO	DIFFIO_L8n			K2	L1				
B2	VREFB2N0	Ю	VREFB2N0		31	L1	L3				
B2	VREFB2N0	Ю	DIFFIO_L9p			L3	N2				
B2	VREFB2N0	IO	DIFFIO_L9n				N1				



Bank Number	VREFB Group	Pin Name/ Function	Optional Function(s)	Configuration Function	E144 (3)	M164	F256/ U256	DQS for X8/X9 in E144	DQS for X8/X9 in M164	DQS for X16/X18 in F256/U256
B2	VREFB2N0	Ю	RUP1		32	M1	K5			
B2	VREFB2N0	IO	RDN1		33	M2	L4			
B2	VREFB2N0	IO			34	M3				
B2	VREFB2N0	IO					R1			DQS3L/CQ3L#
B2	VREFB2N0	IO	DIFFIO_L10p				P2			
B2	VREFB2N0	IO	DIFFIO_L10n				P1			
B2	VREFB2N0	VCCA1			35	R1	L5			
B2	VREFB2N0	GNDA1			36	P1	M5			
B2	VREFB2N0	VCCD_PLL1			37	P2	N4			
B3	VREFB3N0	IO	DIFFIO_B1p		38	R2	N3			
B3	VREFB3N0	IO	DIFFIO_B1n		39	R3	P3			DM5B1/BWS#5B1
B3	VREFB3N0	IO	DIFFIO_B2p			P3	R3			DQ5B
B3	VREFB3N0	IO	DIFFIO_B2n				T3			
B3	VREFB3N0	VCCIO3			40					
B3	VREFB3N0	GND			41					
								DQS1B/CQ1B#,	DQS1B/CQ1B#,	DQS1B/CQ1B#,
B3	VREFB3N0	IO			42	R4	T2	DPCLK2	DPCLK2	DPCLK2
B3	VREFB3N0	IO	PLL1_CLKOUTp		43	P5	R4			
B3	VREFB3N0	IO	PLL1_CLKOUTn		44	R5	T4			
B3	VREFB3N0	VCCINT			45					
B3	VREFB3N0	IO	DIFFIO_B4p				N5			DQ5B
B3	VREFB3N0	IO	DIFFIO_B4n				N6			DQ5B
B3	VREFB3N0	IO				P6	M6			DQ5B
B3	VREFB3N0		VREFB3N0		46	N5	P6			
B3	VREFB3N0				47					
B3	VREFB3N0	IO	DIFFIO_B5p				M7			DQS3B/CQ3B#
B3	VREFB3N0	GND			48					
B3	VREFB3N0	IO	DIFFIO_B5n				K8			
B3	VREFB3N0	IO	DIFFIO_B6p				R5			DQ5B
B3	VREFB3N0		DIFFIO_B6n				T5			
B3	VREFB3N0		DIFFIO_B7p				R6			DQ5B
B3	VREFB3N0		DIFFIO_B7n				T6			
B3	VREFB3N0						L7			DQ5B
B3	VREFB3N0		DIFFIO_B8p				R7			DQ5B
B3	VREFB3N0		DIFFIO_B8n				T7			DQS5B/CQ5B#
B3	VREFB3N0		DIFFIO_B9p		49	R6	L8	DQ1B	DQ1B	DQ5B
B3	VREFB3N0		DIFFIO_B9n		50	R7	M8	DQ1B	DQ1B	DM5B0/BWS#5B0
B3	VREFB3N0		DIFFIO_B10p		51	P7	N8	DQ1B	DQ1B	DQ5B
B3	VREFB3N0		DIFFIO_B10n		1		P8			DQ5B
B3	VREFB3N0		DIFFIO_B11p		52	N6	R8			
B3	VREFB3N0		DIFFIO_B11n	1	53	N7	T8	1	1	1
B4	VREFB4N0		DIFFIO_B12p		54	P8	R9			
B4	VREFB4N0		DIFFIO_B12n		55	R8	T9			
B4	VREFB4N0		DIFFIO_B13p				K9		1	
B4	VREFB4N0		DIFFIO_B13n				L9			
B4	VREFB4N0		DIFFIO_B14p				M9			
B4	VREFB4N0		5110_B14p		56		0			+



		DIFFIO_B14n DIFFIO_B15p DIFFIO_B15n					_		
VREFB4N0 VREFB4N0 VREFB4N0 VREFB4N0 VREFB4N0	IO IO IO					N9			DQ5B
VREFB4N0 VREFB4N0 VREFB4N0 VREFB4N0	10 10			57					
VREFB4N0 VREFB4N0 VREFB4N0	IO	DIFFIO B15n	1	58	R9	R10	DQ1B	DQ1B	DQ5B
VREFB4N0 VREFB4N0						T10			DQS4B/CQ5B
VREFB4N0		DIFFIO_B16p		59	N8	R11	DQ1B	DQ1B	DQ5B
	IO	DIFFIO_B16n		60	P9	T11	DQ1B	DQ1B	
VREFB4N0	VCCINT			61					
	Ю	DIFFIO_B17p				R12			DQ5B
VREFB4N0	Ю	DIFFIO_B17n				T12			DQ5B
VREFB4N0	VCCIO4			62					
VREFB4N0	Ю	DIFFIO_B18p				K10			
VREFB4N0	GND			63					
	IO	DIFFIO B18n				L10			
	IO			64	P10	P9			DQS2B/CQ3B
VREFB4N0		VREFB4N0		65	R10	P11			
									DQ5B
				66			DQ1B	DQ1B	
				0,	1 12		DQID	DQID	DQ5B
VICEI BAIRO	10	Dii 110_B20p					DQS0B/CQ1B	DQS0B/CQ1B	DQS0B/CQ1B,
VREFB4N0	IO	DIFFIO B20n		68	R11	T15		,	DPCLK3
		DIFFIO B21p							
					11.0	_			
					R14				
				12					
		DII 1 10_BZZII		73		_			
				13	1(15				
		DI ID3		76	N15				
				- 11	10114				DQS3R/CQ3R#
									DQ33R/CQ3R#
		DIFFIO_KTIP		70		KIO			
				10		K11			
		DIEEIO P10~		70	M15				
			-	19			_	+	
				00					
		VKEFD3IVU		00	L10		+	+	
		DIFFIO DOs	-				_	+	
		DIFFIO_K9N		04		L16			
		DIEEIO Do-		81	1/40	145			
		DIFFIO_K9p	_	00	K12	L15	_		
			_		1/40	144	_		
	VREFB4N0 VREFB5N0	VREFB4NO VCCIO4 VREFB4NO IO VREFB4NO GND VREFB4NO IO VREFB5NO IO VRE	VREFB4NO VCCIO4 VREFB4NO IO DIFFIO_B18p VREFB4NO IO DIFFIO_B18n VREFB4NO IO DIFFIO_B18n VREFB4NO IO VREFB4NO VREFB4NO IO VREFB4NO VREFB4NO IO DIFFIO_B19p VREFB4NO IO DIFFIO_B19n VREFB4NO IO RDN2 VREFB4NO IO DIFFIO_B20p VREFB4NO IO DIFFIO_B20n VREFB4NO IO DIFFIO_B20n VREFB4NO IO DIFFIO_B21p VREFB4NO IO DIFFIO_B21n VREFB4NO IO DIFFIO_B21n VREFB4NO IO DIFFIO_B22p VREFB5NO IO DIFFIO_B22n VREFB5NO IO DIFFIO_B22n VREFB5NO IO RUP3 VREFB5NO IO RUP3 VREFB5NO IO RUP3 VREFB5NO IO DIFFIO_R11p VREFB5NO	VREFB4NO VCCIO4 VREFB4NO IO DIFFIO_B18p VREFB4NO GND DIFFIO_B18n VREFB4NO IO DIFFIO_B18n VREFB4NO IO VREFB4NO VREFB4NO IO VREFB4NO VREFB4NO IO DIFFIO_B19p VREFB4NO IO DIFFIO_B19n VREFB4NO IO RUP2 VREFB4NO IO DIFFIO_B20p VREFB4NO IO DIFFIO_B20p VREFB4NO IO DIFFIO_B20n VREFB4NO IO DIFFIO_B20n VREFB4NO IO DIFFIO_B21p VREFB4NO IO DIFFIO_B21n VREFB4NO IO DIFFIO_B22n VREFB5NO IO DIFFIO_B22p VREFB5NO IO DIFFIO_B22n VREFB5NO IO RUP3 VREFB5NO IO RUP3 VREFB5NO IO RUP3 VREFB5NO IO DIFFIO_R11p VREFB5NO	VREFB4N0 VCCIO4 62 VREFB4N0 IO DIFFIO_B18p VREFB4N0 GND 63 VREFB4N0 IO DIFFIO_B18n VREFB4N0 IO DIFFIO_B19p VREFB4N0 IO DIFFIO_B19p VREFB4N0 IO DIFFIO_B19n VREFB4N0 IO DIFFIO_B19n VREFB4N0 IO RUP2 66 VREFB4N0 IO RUP2 67 VREFB4N0 IO DIFFIO_B20p 67 VREFB4N0 IO DIFFIO_B20p 68 VREFB4N0 IO DIFFIO_B20p 68 VREFB4N0 IO DIFFIO_B20n 68 VREFB4N0 IO DIFFIO_B21p 70 VREFB4N0 IO DIFFIO_B21p 70 VREFB4N0 IO DIFFIO_B21p 72 VREFB4N0 IO DIFFIO_B22p 72 VREFB5N0 IO DIFFIO_B22p 72 VREFB5N0 IO <t< td=""><td>VREFB4N0 VCCIO4 62 VREFB4N0 IO DIFFIO_B18p 63 VREFB4N0 IO DIFFIO_B18n 63 VREFB4N0 IO DIFFIO_B18n 64 P10 VREFB4N0 IO VREFB4N0 65 R10 VREFB4N0 IO DIFFIO_B19p N11 N11 VREFB4N0 IO DIFFIO_B19n P11 N11 VREFB4N0 IO RUP2 66 N12 VREFB4N0 IO RUP2 66 N12 VREFB4N0 IO DIFFIO_B20p 67 P12 VREFB4N0 IO DIFFIO_B20p 68 R11 VREFB4N0 IO DIFFIO_B20p 68 R11 VREFB4N0 IO DIFFIO_B21p 70 N10 VREFB4N0 IO DIFFIO_B21p 70 N110 VREFB4N0 IO DIFFIO_B22p 72 R14 VREFB5N0 IO DIFFIO_B22p 72 R14<!--</td--><td> VREFBANO VCCIO4 </td><td> VREFBANO VCCIO4 </td><td> REFBANO O DIFFIO_B18p 62</td></td></t<>	VREFB4N0 VCCIO4 62 VREFB4N0 IO DIFFIO_B18p 63 VREFB4N0 IO DIFFIO_B18n 63 VREFB4N0 IO DIFFIO_B18n 64 P10 VREFB4N0 IO VREFB4N0 65 R10 VREFB4N0 IO DIFFIO_B19p N11 N11 VREFB4N0 IO DIFFIO_B19n P11 N11 VREFB4N0 IO RUP2 66 N12 VREFB4N0 IO RUP2 66 N12 VREFB4N0 IO DIFFIO_B20p 67 P12 VREFB4N0 IO DIFFIO_B20p 68 R11 VREFB4N0 IO DIFFIO_B20p 68 R11 VREFB4N0 IO DIFFIO_B21p 70 N10 VREFB4N0 IO DIFFIO_B21p 70 N110 VREFB4N0 IO DIFFIO_B22p 72 R14 VREFB5N0 IO DIFFIO_B22p 72 R14 </td <td> VREFBANO VCCIO4 </td> <td> VREFBANO VCCIO4 </td> <td> REFBANO O DIFFIO_B18p 62</td>	VREFBANO VCCIO4	VREFBANO VCCIO4	REFBANO O DIFFIO_B18p 62



Bank Number **VREFB** Pin Name/ Optional Configuration E144 (3) M164 F256/ U256 DQS for X8/X9 in DQS for X8/X9 in DQS for X16/X18 in M164 F256/U256 E144 Group Function Function(s) Function DQS1R/CQ1R#, DQS1R/CQ1R#, DQS1R/CQ1R#, VREFB5N0 IO DIFFIO R8p K14 DPCLK4 DPCLK4 DPCLK4 85 K15 VREFB5N0 IO DIFFIO R7n DEV OE 86 K15 J16 B5 VREFB5N0 IO DIFFIO_R7p DEV CLRn 87 J13 J15 B5 VREFB5N0 IO DIFFIO R6n J14 B5 VREFB5N0 IO DIFFIO R6p J12 B5 VREFB5N0 IO J13 B5 VREFB5N0 CLK7 DIFFCLK 3n 88 J15 M16 B5 89 VREFB5N0 CLK6 DIFFCLK 3p J14 M15 В6 VREFB6N0 CLK5 DIFFCLK_2n 90 H15 E16 В6 VREFB6N0 CLK4 DIFFCLK 2p 91 H14 E15 В6 CONF DONE VREFB6N0 CONF DONE 92 H13 H14 В6 VREFB6N0 VCCIO6 93 B6 VREFB6N0 MSEL0 MSEL0 94 G13 H13 В6 VREFB6N0 GND 95 В6 VREFB6N0 MSEL1 MSEL1 96 G14 H12 В6 VREFB6N0 MSEL2 MSEL2 G12 97 G15 В6 VREFB6N0 IO DIFFIO R5n H16 B6 VREFB6N0 IO DIFFIO_R5p H15 В6 VREFB6N0 IO DIFFIO R4n INIT DONE 98 F13 G16 В6 VREFB6N0 IO DIFFIO_R4p CRC_ERROR 99 F14 G15 В6 VREFB6N0 IO 100 F15 F13 В6 VREFB6N0 IO DIFFIO R3n nCEO E14 F16 101 В6 VREFB6N0 VCCINT 102 В6 VREFB6N0 IO DIFFIO_R3p CLKUSR 103 E15 F15 DQS0R/CQ1R, DQS0R/CQ1R, DQS0R/CQ1R, VREFB6N0 IO DPCLK5 DPCLK5 DPCLK5 В6 104 D14 B16 В6 VREFB6N0 IO VREFB6N0 F14 105 D15 В6 VREFB6N0 IO DIFFIO_R2n D16 В6 VREFB6N0 IO DIFFIO R2p D15 B6 VREFB6N0 IO G11 В6 VREFB6N0 IO DIFFIO_R1n 106 C16 DQS2R/CQ3R C15 B6 VREFB6N0 IO DIFFIO R1p C15 В6 VREFB6N0 VCCA2 107 A15 F12 B6 VREFB6N0 GNDA2 108 B15 E12 VREFB6N0 VCCD_PLL2 B6 109 B14 D13 В7 VREFB7N0 IO DIFFIO T21n C14 B7 VREFB7N0 IO DIFFIO_T21p D14 DQ5T B7 VREFB7N0 IO DIFFIO_T20n B13 D11 DQS0T/CQ1T, DQS0T/CQ1T, DQS0T/CQ1T, VREFB7N0 IO DIFFIO T20p 110 A14 D12 DPCLK6 DPCLK6 DPCLK6 В7 VREFB7N0 IO DIFFIO T19n A13 B7 VREFB7N0 IO DIFFIO_T19p A13 B13 DQ5T 111 B7 VREFB7N0 IO PLL2 CLKOUTn 112 B12 A14 В7 VREFB7N0 IO PLL2 CLKOUTp 113 A12 B14 В7 VREFB7N0 IO RUP4 114 B11 DQ1T DQ1T E11 VREFB7N0 IO RDN4 115 A11 E10 DQ1T DQ1T



Notes (1), (2)

Davida Namada a ::	VDEED	Din Nama'	Ontional	Configuration	E444 (2)	MAGA	ESECULISES	DOC for VO/VO in	DOC 4 V0/V0 :	Notes (1), (2
Bank Number	VREFB Group	Pin Name/ Function	Optional Function(s)	Configuration Function	E144 (3)	M164	F256/ U256	DQS for X8/X9 in E144	DQS for X8/X9 in M164	DQS for X16/X18 in F256/U256
B7	VREFB7N0	VCCINT			116					
B7	VREFB7N0	Ю	DIFFIO_T18n				A12			DQ5T
B7	VREFB7N0	IO	DIFFIO_T18p				B12			DQ5T
B7	VREFB7N0	VCCIO7			117					
B7	VREFB7N0	Ю	DIFFIO_T17n				A11			DQ5T
B7	VREFB7N0	GND			118					
B7	VREFB7N0	Ю	DIFFIO_T17p				B11			DQ5T
B7	VREFB7N0	IO	VREFB7N0		119	B10	C11			
B7	VREFB7N0	IO	DIFFIO_T16n		120	A10	F10	DQ1T	DQ1T	
B7	VREFB7N0	Ю	DIFFIO_T16p		121	C9	F9			DQS2T/CQ3T
B7	VREFB7N0	IO	DIFFIO_T15n				F11			
B7		IO	DIFFIO_T15p				A15			
B7		IO	DIFFIO_T14n				A10			DQ5T
B7	VREFB7N0				122		-			
B7	VREFB7N0	IO	DIFFIO_T14p				B10			DQ5T
B7		GND			123					
B7	VREFB7N0	IO	DIFFIO_T13n		-	D9	C9			DQ5T
B7	VREFB7N0	Ю	DIFFIO_T13p		124	D8	D9			DM5T0/BWS#5T0
B7	VREFB7N0	IO			125	A9	E9			DQS4T/CQ5T
B7	VREFB7N0	IO	DIFFIO_T12n		126	В9	A9			
B7	VREFB7N0	Ю	DIFFIO_T12p		127	A8	B9			
B8	VREFB8N0	IO	DIFFIO T11n		128	B8	A8			
B8	VREFB8N0	IO	DIFFIO_T11p		129	A7	B8			
B8	VREFB8N0	VCCIO8			130					
B8	VREFB8N0	IO					C8			DQS5T/CQ5T#
B8	VREFB8N0	GND			131					
B8	VREFB8N0	IO					D8			DQ5T
B8	VREFB8N0	IO	DIFFIO_T10n	DATA2	132	C7	E8	DQ1T	DQ1T	DQ5T
B8	VREFB8N0	IO	DIFFIO_T10p	DATA3	133	B7	F8	DQ1T	DQ1T	
B8	VREFB8N0	IO	DIFFIO_T9n			В6	A7			DQ5T
B8	VREFB8N0	IO	DIFFIO_T9p	DATA4		A6	B7		DQ1T	DQ5T
B8	VREFB8N0	VCCINT			134					
B8	VREFB8N0	IO	DIFFIO_T8n		135		F6	DQ1T		
B8	VREFB8N0	Ю	DIFFIO_T8p				F7			
B8	VREFB8N0	IO	VREFB8N0		136	C6	C6			
B8	VREFB8N0	IO	DIFFIO_T7n				A6			DQS3T/CQ3T#
B8	VREFB8N0	IO	DIFFIO_T7p				B6			DQ5T
B8	VREFB8N0	IO		DATA5	137	A5	E7	DQ1T	DQ1T	DQ5T
B8	VREFB8N0	Ю		DATA6	138	B4	E6			DQ5T
B8	VREFB8N0	Ю	DIFFIO_T6n	DATA7		A4	A5			DQ5T
B8	VREFB8N0	VCCIO8			139					
B8	VREFB8N0	GND			140					
B8	VREFB8N0	IO	DIFFIO_T5n				A2			
B8	VREFB8N0	Ю	DIFFIO_T5p		141	C4	B5			DQ5T
B8	VREFB8N0	Ю	DIFFIO_T4n				A4			DM5T1/BWS#5T1
B8	VREFB8N0	IO	DIFFIO_T4p				B4			
B8	VREFB8N0	IO	DIFFIO_T3n				D5			



Notes (1), (2)

Bank Number	VREFB	Pin Name/	Optional	Configuration	E144 (3)	M164	F256/ U256	DQS for X8/X9 in	DQS for X8/X9 in	Notes (1), (2 DQS for X16/X18 in
Bank Number	Group	Function	Function(s)	Function	E144 (3)	W1164	F236/ U236	E144	M164	F256/U256
38	VREFB8N0	IO	DIFFIO_T3p				D6			
38	VREFB8N0	IO	DIFFIO_T2n				A3			
								DQS1T/CQ1T#,	DQS1T/CQ1T#,	DQS1T/CQ1T#,
88	VREFB8N0	IO	DIFFIO_T2p		142	A3	B3	DPCLK7	DPCLK7	DPCLK7
8	VREFB8N0	10	DIFFIO_T1n		143	A2	C3	DQ1T	DQ1T	
8	VREFB8N0	Ю	DIFFIO_T1p		144	B3	D3	DM1T	DM1T	
		VCCINT				D3	G6			
		VCCINT				D6	G7			
		VCCINT				N2	G8			
		VCCINT				D10	G9			
		VCCINT				F12	G10			
		VCCINT				H12	H6			
		VCCINT				M8	H11			
		VCCINT				M11	K7			
		VCCIO1				F4	E3			
		VCCIO1					G3			
		VCCIO2				J4	K3			
		VCCIO2					M3			
		VCCIO3				M5	P4			
		VCCIO3				M6	P7			
		VCCIO3					T1			
		VCCIO4				M9	P10			
		VCCIO4				N9	P13			
		VCCIO4					T16			
		VCCIO5				L13	K14			
		VCCIO5					M14			
		VCCIO6				D13	E14			
		VCCIO6					G14			
		VCCIO7				C10	A16			
		VCCIO7				C11	C10			
		VCCIO7					C13			
		VCCIO8				B5	A1			
		VCCIO8				C5	C4			
		VCCIO8					C7			
		GND				E3	H7			
		GND				G12	H8			
		GND				D7	H9			
		GND				N14	H10			
		GND				M7	J7			
	1	GND				N1	J8			
	1	GND				P13	J9			
	1	GND				P4	J10			
	1	GND				K4	B2		1	
		GND				N4	B15			<u> </u>
	+	GND		+		G4	C5			
	+	GND		+		D5	C12			
	+	GND	+			C12	D7		-	†



Notes (1), (2)

Bank Number	VREFB Group	Pin Name/ Function	Optional Function(s)	Configuration Function	E144 (3)	M164	F256/ U256	DQS for X8/X9 in E144	DQS for X8/X9 in M164	DQS for X16/X18 in F256/U256
		GND				D11	D10			
		GND				C14	E4			
		GND				M13	E13			
		GND				M10	G4			
		GND				C2	G13			
		GND				C8	K4			
		GND				E13	K13			
		GND					M4			
		GND					M13			
		GND					N7			
		GND					N10			
		GND					P5			
		GND					P12			
•		GND					R2			
		GND					R15			

Notes:

- (1) If the p pin or n pin is not available for the package, this means that the particular differential pair is not supported.
- (2) DQS pins that do not have the associated DQ pins are not supported.
- (3) The E144 package has an exposed pad at the bottom of the package. This exposed pad is a ground pad that must be connected to the ground plane on your PCB. This exposed pad is used for electrical connectivity, and not for thermal purposes.

Pin List



		VREF0B8	VREF0B7	PLL	2
		B8	B7		-2
VREF0B1	B1			B6	VREF0B6
VREBOB2	B2			98	VREBOBS
PI	L1	В3	B4		
, L	_ '	VREF0B3	VREF0B4		

Notes:

- (1) This is a top view of the silicon die.
- (2) This is only a pictorial representation to get an idea of placement on the device. Refer to the pin list and the Quartus[®] II software for exact locations.



Version Number	Changes Made	Date
1.0	Initial release.	5/24/2007
1.1	Added support for M164 package.	11/23/2007
1.2	 - Updated pin function for CRC_ERROR pin. - Updated DQ/DQS support for UBGA package. - Updated pin function for PLL[14]_CLKOUT[p,n] pin. - Remove RDY from Pin Definitions worksheet. - Incorporated pin connection guideline into Pin Definitions worksheet. - Incorporated VCCA and VCCD Decoupling recommendations. 	5/9/2008
1.3	 Removed Pin Connection Guideline from Pin Definitions worksheet. Removed VCCA and VCCD Decoupling recommendations. Removed PKG notes from Pin List Worksheet. Updated pin function for DCLK pin. 	10/7/2009
1.4	Removed Pin Definitions table.	10/10/2013