

## CYCLONE® IV FPGAS PRODUCT TABLE



PRODUCT LINE		CYCLONE IV GX FPGAS <sup>1</sup>							CYCLONE IV E FPGAS <sup>1</sup>								
		EP4CGX15	EP4CGX22	EEP4CGX30	EP4CGX50	EP4CGX75	EP4CGX110	EP4CGX150	EP4CE6	EP4CE10	EP4CE15	EP4CE22	EP4CE30	EP4CE40	EP4CE55	EP4CE75	EP4CE115
es	LEs (K)	14	21	29	50	74	109	150	6	10	15	22	29	40	56	75	114
Resources	M9K memory blocks	60	84	120	278	462	666	720	30	46	56	66	66	126	260	305	432
SO	Embedded memory (Kb)	540	756	1,080	2,502	4,158	5,490	6,480	270	414	504	594	594	1,134	2,340	2,745	3,888
	18 x 18 multipliers	0	40	80	140	198	280	360	15	23	56	66	66	116	154	200	266
Clocks, Maximum I/O Pins, and Architectural Features	Global clock networks	20	20	20	30	30	30	30	10	10	20	20	20	20	20	20	20
	PLLs	3	4	4	8	8	8	8	2	2	4	4	4	4	4	4	4
	I/O voltage levels supported (V)  1.2, 1.5, 1.8, 2.5, 3.3  LVTTL, LVCMOS, PCI, PCI-X, LVDS, mini-LVDS, RSDS, LVPECL, SSTL-18 (1 and II), SSTL-15 (I and II), HSTL-18 (I and II), HSTL-15 (I and II), HSTL-12 (I and II), Differential SSTL-18																
	I/O standards supported	dards supported (I and II), Differential SSTL-15 (I and II), Differential SSTL-2 (I and II), Differential HSTL-18 (I and II), Differential HSTL-15 (I and II), Differential HSTL-12 (I and II), Differential HSUL-12															
	Emulated LVDS channels	9	40	40	73	73	139	139	66	66	137	52	224	224	160	178	230
	LVDS channels, 840 Mbps (receive/transmit)	7/7	14/14	14/14	49/49	49/49	59/59	59/59	-	-	-	-	-	-	-	-	
	Transceiver count <sup>2</sup> (2.5 Gbps/3.125 Gbps)	2/0	2, 0 / 4, 0	4, 0 / 0, 4 <sup>3</sup>	0, 8	0, 8	0, 8	0, 8	-	-	-	-	-	-	-	-	-
	PCIe hardened IP blocks (Gen1)	1	1	1	1	1	1	1	_	-	_	-	_	-	_	-	_
U	Memory devices supported																
Packa	age Options and I/O Pins: General-	Purpose I/O (	(GPIO) and Tr	ansceiver Cou	nt												
E144		_	_	_	_	-	_	_	91	91	81	79	-	-	-	-	_
	nm, 0.5 mm pitch)																
M164 pin		-	-	-	-	-	_	-	-	-	90	-	_	-	-	-	-
(8 mm, 0.5 mm pitch) M256 pin																	
	o pin n, 0.5 mm pitch)	_	_	_	_	_	_	-	-	-	166	-	-	_	-	-	_
U256		_	_	_	_	_	_	_	179	179	165	153	_	_		_	
	nm, 0.8 mm pitch)								175	173	103	133					
1484 pin (19 mm, 0.8 mm pitch)		_	_	_	_	_	_	_	_	_	_	_	328	328	324	292	_
													-		-	-	
		72	72	72	-	-	-	-	-	-	-	-	-	-	-	-	-
	nm, 1.0 mm pitch)	2	2	2													
F256	nin		_		_	_	_	_	179	179	165	153	_		_		
	nm, 1.0 mm pitch)								175	175	103	133					
F324		_	150	150	_	_	_	_	_	_	_	_	193	193	-	-	_
	nm, 1.0 mm pitch)		4	4									_	_			
(1311	iiii, i.o iiiii piteii)			200	200	200	270	270	_		2.42		328	328	324	292	280
F484				290 4	290 4	290 4	4	4	_	-	343	-	328	328	324	292	280
(23 m	nm, 1.0 mm pitch)				4	4	4										-
F672	nin	-	-	-	310	310	393	393	_	-	-	_	-	_	-	-	-
	nm, 1.0 mm pitch)				8	8	8	8									
•	, , ,				_								F22	F22	274	420	F20
F780	pin nm, 1.0 mm pitch)	-	_	-	_	_	_	-	-	_	-	-	532	532	374	426	528
_		_	_	_	_	_	475	475	_	_	_	_		_	_	_	<del></del>
F896	I'						8	8									
(31 m	nm, 1.0 mm pitch)																

- 1. All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.altera.com.
- 2. Transceiver performance varies by product line and package offering.
- 3. EP4CGX30 supports 3.125 Gbps transceivers only in F484 package option.
- 4. Enhanced thin quad flat pack (EQFP).



Values on top indicate available user I/O pins; values at the bottom indicate the 2.5 Gbps or 3.125 Gbps transceiver count.

Pin migration (same Vcc, GND, ISP, and input pins). User I/Os may be less than labelled for pin migration.