Bank lumber	VREFB Group	Pin Name / Function (2)	Optional Function(s) (2)	Configuration Function	F672	F484	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	Note DQS for X32/X36 in F484
L1		GXB_TX7p			F4							
L1		GXB_TX7n			F3							
L1 L1	-	GXB_RX7p GXB_RX7n			G2 G1							
L1 L1		GXB_TX6p			H4							
.1		GXB_TX6n			H3							
_1		GXB_RX6p			J2							
.1		GXB_RX6n			J1							
.1		GXB_TX5p	İ		K4							
.1		GXB_TX5n	İ		K3							
_1		GXB_RX5p			L2							
_1		GXB_RX5n			L1							
.1		GXB_TX4p			M4							
.1		GXB_TX4n			M3							
.1		GXB_RX4p			N2							
_1		GXB_RX4n			N1							
.0		GXB_TX3p			P4	F2						
.0		GXB_TX3n			P3	F1						
.0		GXB_RX3p			R2	H2						
.0	_	GXB_RX3n	1	ļ	R1	H1						
.0	1	GXB_TX2p		1	T4	K2	 					
0	1	GXB_TX2n		1	T3	K1	 					
.0	1	GXB_RX2p GXB_RX2n		1	U2	M2	 					
.0	+	GXB_RX2n		1	U1	M1	1					
.0	 	GXB_TX1p GXB_TX1n		1	V4	P2	1	-				
	 			1	V3	P1	1	-				
0	+	GXB_RX1p GXB_RX1n	+	 	W2 W1	T2 T1	1				 	
.0	+	GXB_TX0p			Y4	V2	 					
.0		GXB_TX0p	+		Y3	V2 V1	1					
.0		GXB_RX0p	+		AA2	Y2		•				
0		GXB_RX0n	+		AA1	Y1		•				
.0		MSEL3	+	MSEL3	W7	P4		•				
		MSEL2		MSEL2	Y6	R5						
		MSEL1		MSEL1	Y7	P5						
		MSEL0		MSEL0	AA6	T6						
		CONF_DONE		CONF_DONE	AB6	U5						
		nSTATUS		nSTATUS	AA5	R8						
В	VREFB3N2	REFCLK0p	DIFFCLK_0p,CLKIO20		T9	M7						
В	VREFB3N2	REFCLK0n	DIFFCLK 0n		U9	N7						
BB	VREFB3N2	REFCLK1p	DIFFCLK_1p,CLKIO22		T10	M8					İ	
B	VREFB3N2	REFCLK1n	DIFFCLK_1n		U10	N8					İ	
3	VREFB3N2	10	PLL1_CLKOUTp		AB5	T7						
	VREFB3N2	IO	PLL1_CLKOUTn		AC5	T8						
	VREFB3N2	10	PLL5_CLKOUTp		AC4	U6						
	VREFB3N2	10	PLL5_CLKOUTn		AD4	V6						
	VREFB3N2	10	PLL6_CLKOUTp		AD3	U7						
	VREFB3N2	10	PLL6_CLKOUTn		AE3	V7						
	VREFB3N2	10		INIT_DONE	AB7	W8						
	VREFB3N2	10	DIFFIO_B1p	DATA5	AE1	W4						
	VREFB3N2	10	DIFFIO_B1n	DATA6	AE2	Y4						
	VREFB3N2	10	DIFFIO_B2p	DATA7	AF2	R9						
	VREFB3N2	10	DIFFIO_B2n	ļ	AF3	T9						ļ
	VREFB3N2	10	DIFFIO_B3p	CRC_ERROR	AC6	AA4						
	VREFB3N2	10	DIFFIO_B3n	NCEO	AC7	AB3	L					
	VREFB3N2	10	DIFFIO_B4p		AD7	P10	DM3B/BWS#3B	DM3B/BWS#3B	DM5B/BWS#5B		ļ	ļ
	VREFB3N2	10	DIFFIO_B4n		AD8	R10	DQ3B	DQ3B	DQ5B	DMOD/DMO#22	DI IOD (DIVIO IIO)	DIACD/DIA/S
	VREFB3N2	10	DIFFIO_B5p		AD5	W5	DQ3B	DQ3B	DQ5B	DM3B/BWS#3B	DM3B/BWS#3B	DM5B/BWS#5B
	VREFB3N2	10	DIFFIO_B5n	1	AD6	Y5	DQ3B	DQ3B	DQ5B	DQ3B	DQ3B	DQ5B
	VREFB3N2	10	VREFB3N2	1	AB9	V9	DOCAD/COAD# DDOLLC	DOC4B/004B# BB0L1/2	DOCAD/COAD# BBOLLC	DOCAD/COAD# DDOLLC	DOCAD/COAD# DDOLLC	DOC4D/0045# B550
	VREFB3N2 VREFB3N2	10	DIFFIO_B6p		AC9 AD9	R11 T11	DQS1B/CQ1B#,DPCLK0	DQS1B/CQ1B#,DPCLK0 DQ3B	DQS1B/CQ1B#,DPCLK0	DQS1B/CQ1B#,DPCLK0 DQ3B	DQS1B/CQ1B#,DPCLK0 DQ3B	DQS1B/CQ1B#,DPCL DQ5B
		10	DIFFIO_B6n	1			DQ3B		DQ5B			
	VREFB3N2	10	DIFFIO_B7p	+	AE5	W6	DQ3B	DQ3B DQ3B	DQ5B DO5B	DQ3B	DQ3B	DQ5B DO5B
	VREFB3N2 VREFB3N2	10	DIFFIO_B7n DIFFIO_B8p	+	AE6 AF4	Y6 W7	DQ3B DQ3B	DQ3B DQ3B	DQ5B DQ5B	DQ3B DQ3B	DQ3B	DQ5B DQ5B
		10		+	AF5	Y7	DQ3B DQ3B		DQ5B		DQ3B	DQ5B DQ5B
	VREFB3N2		DIFFIO_B8n	_				DQ3B		DQ3B	DQ3B	
	VREFB3N1	10	DIFFIO_B9p	+	AB11 AC11	AB4 AB5	DQ3B DM5B/BWS#5B	DQ3B DM3B/BWS#3B	DQ5B	DQ3B	DQ3B	DQ5B
	VREFB3N1 VREFB3N1	10	DIFFIO_B9n DIFFIO B10p	1	AC11 AE7	AB5 AA6	DINIOD/DVV O#5B	DIVISD/DVV S#3B	DM5B/BWS#5B	DQ3B DQ3B	DQ3B DQ3B	DQ5B DQ5B
	VREFB3N1 VREFB3N1		DIFFIO_B10p DIFFIO_B10n	1	AF6	AB6				DM5B/BWS#5B	DM3B/BWS#3B	DQ5B DM5B/BWS#5B
		10		1	AB12	AA7	DQ5B	DQ3B	DQ5B	DIVIDIO IVIO DIVIDIO	DIVIOD/DVV O#3D	DIVIDIO DIVIDIO DIVIDIO
	VREFB3N1 VREFB3N1	10	DIFFIO_B11p DIFFIO_B11n	1	AC12	AB7	DQ5B DQ5B	DQ3B DQ3B	DQ5B			
	VREFB3N1	10	VREFB3N1	1	AC12 AD11	W10	DAND	DAND	סלאם		-	
	VREFB3N1 VREFB3N1	10	DIFFIO_B12p	1	AC10	W10	DQ5B	DQ3B	DQ5B	DQ5B	DQ3B	DQ5B
		10		+	AD10	Y8	DQS3B/CQ3B#,DPCLK1	DQS3B/CQ3B#,DPCLK1	DQS3B/CQ3B#,DPCLK1	DQS3B/CQ3B#,DPCLK1		DQS3B/CQ3B#,DPCL
	VREFB3N1	10	DIFFIO_B12n									

Pin List



Note (1) Pin Name / Optional Configuration DQS for X8/X9 in F672 Numb Group Function (2) Function(s) (2) Function F672 F484 DQS for X16/X18 in F672 DQS for X32/X36 in F672 DQS for X8/X9 in F484 DQS for X16/X18 in F484 DQS for X32/X36 in F484 DIFFIO_B13n AA9 VREFB3N1 AF8 DQ5B DQ3B DQ5B DQ5B DQ3B DQ5B **B**3 VREFB3N1 Ю DIFFIO B14p AD12 AB8 DQ5B DQ3B DQ5B DQ5B DQ3B DQ5B VREFB3N1 DIFFIO B14n DQ5B DQ3B DQ5B B3 DO5B DO3B DQ5B VREEB3N0 IO DIFFIO B15p AF9 W11 DQ5B DQS5B/CQ5B#,DPCLK2 В3 VREFB3N0 IO DIFFIO B15n AF9 Y11 DQ3B DQ5B DQS5B/CQ5B#,DPCLK2 DQS5B/CQ5B#,DPCLK2 B3 VREFB3N0 DIFFIO B16p AC13 Y10 DQS5B/CQ5B#,DPCLK2 DQS5B/CQ5B#,DPCLK2 DQS5B/CQ5B#,DPCLK2 VREFB3N0 10 DIFFIO_B16n AD13 AA10 DQ5B DQ3B DQ5B DQ5B DQ3B DQ5B VREFB3N0 VREFB3N0 AE13 W12 DQ3B DQ5B DQ5B DQ5B VREFB3N0 Ю DIFFIO B17p DQ5B DQ3B VREER3N0 DIFFIO B17n AF10 DO5B DO3B DO5B DO5B DO3B DO5B B3 IO ΔF11 VREFB3N0 IO DIFFIO B18p AB10 DM4B DM5B/BWS#5B DM5B/BWS#5B DM4R DM5B/BWS#5B DM5B/BWS#5B VREERSNO DIFFIO B18n ΔF12 ΔR11 DQ5B DQ5B DQ5B DQ5B ВЗА VREFB3N0 CLKIO12 DIFFCLK_7p,REFCLK2p T14 M11 ВЗА VREFB3N0 CLKIO13 DIFFCLK_7n,REFCLK2n T15 N11 VREFB4N2 DIFFCLK 6p AF13 AA12 CLKIO14 В4 VREFB4N2 DIFFCLK 6n AF14 AB12 CLKIO15 DIFFIO B19p B4 VREFB4N2 IO AC14 R13 DQ4B DQ5B DQ5B DQ4B DQ5B DQS4B/CQ5B,DPCLK3 DQS4B/CQ5B,DPCLK3 DQS4B/CQ5B,DPCLK3 DQS4B/CQ5B,DPCLK3 DQS4B/CQ5B,DPCLK3 VREFB4N2 DIFFIO B19n AD14 T13 DQS4B/CQ5B,DPCLK3 W13 B4 VREFB4N2 5 DIFFIO B20p AF14 DQ4B DQ5B DQ5B DO4B DO5B DQ5B В4 VREFB4N2 DIFFIO B20n AE15 10 DQ4B VREFB4N2 DIFFIO_B21p AA13 DQ4B VREFB4N2 DIFFIO_B21n AF16 AB13 DQ4B DQ5B DQ5B B4 10 VREFB4N2 VREFB4N2 AB14 V13 B4 VREFB4N2 DIFFIO B22p AC16 AB14 DQ4B DQ5B DQ5B DQ4B DQ4B DQ5B VRFFR4N2 AB15 B4 0 DIFFIO B22n AD16 DQ4B DO5B DO5B DO5B DO5B B4 VREFB4N2 10 DIFFIO B23p AC17 W14 DQ4B DQ5B DQ5B DQ4B DQ5B DQ5B B4 VREFB4N2 DIFFIO B23n Y14 DM5B/BWS#5B DM5B/BWS#5B DQ4B VREFB4N2 10 DIFFIO_B24p AE17 R14 DIFFIO_B24n **B4** VREFB4N2 AF17 T14 DQ2B DQ5B DQ5B В4 VREFB4N1 IO DIFFIO B25p AE18 W15 DQ4B DQ5B DIFFIO B25n DM5B/BWS#5B DM5B/BWS#5B VRFFR4N1 AF18 DM2B B4 IO Y15 B4 VRFFR4N1 IO DIFFIO B26n AC:18 1114 DO2B DO5B DO5B B4 VREFB4N1 Ю DIFFIO_B26n AD18 U15 DQ2B DQ5B DQ5B DQ2B DQ5B DQ5B В4 VREFB4N1 Ю VREFB4N1 AB18 W16 В4 VREFB4N1 IO DIFFIO_B27p AC19 AA15 DQS2B/CQ3B,DPCLK4 DQS2B/CQ3B,DPCLK4 DQS2B/CQ3B,DPCLK4 DQS2B/CQ3B,DPCLK4 DQS2B/CQ3B,DPCLK4 DQS2B/CQ3B,DPCLK4 B4 VREFB4N1 10 DIFFIO B27n AD19 AB16 Y16 B4 AE19 DQ2B VRFFR4N1 10 DIFFIO B28n DO5B DO5B B4 VRFFR4N1 DIFFIO B28n AF19 DQ5B DO5B DQ2B DO5B DO5B IO AA16 DO2B В4 VREFB4N1 DIFFIO_B29p AF20 AB17 DQ2B DQ5B DQ5B B4 VREFB4N1 10 DIFFIO_B29n AF21 AB18 DQ2B DQ5B DQ5B DQ2B DQ5B DQ5B B4 VREFB4N1 10 DIFFIO_B30p AD20 W17 DQ2B DQ5B DQ5B DQ2B DQ5B DQ5B VREFB4N1 10 DIFFIO B30n AE21 Y18 DQ2B DQ5B DQ5B B4 VREFB4N1 DIFFIO B31p AE22 B4 VREFB4N1 10 DIFFIO B31n AF22 AA18 DQ2B DQ5B DQ5B B4 VREFB4N0 IO DIFFIO B32n AE23 R15 B4 T15 VRFFR4N0 5 DIFFIO B32n AF23 В4 VREFB4N0 IO DIFFIO_B33p AF24 AA19 B4 VREFB4N0 DIFFIO B33n AF25 AB19 VREFB4N0 VREFB4N0 В4 VREFB4N0 DIFFIO_B34p AA20 AC22 B4 VREFB4N0 IO DIFFIO B34n AD22 AB20 DQS0B/CQ1B,DPCLK5 DQS0B/CQ1B,DPCLK5 DQS0B/CQ1B,DPCLK5 DQS0B/CQ1B,DPCLK5 DQS0B/CQ1B,DPCLK5 DQS0B/CQ1B,DPCLK5 B4 VREFB4N0 DIFFIO B35p AC21 AA21 DQ5B DQ5B B4 VRFFR4N0 IO DIFFIO B35n AD21 AB21 DO2B DO5B В4 VREFB4N0 10 DIFFIO B36p AD23 W18 VREFB4N0 DIFFIO B36n DQ2B В4 VREFB4N0 IO PLL3_CLKOUTp AA21 AA22 B4 VREFB4N0 PLL3_CLKOUTn AB21 AB22 В4 W19 VREFB4N0 Ю RUP2 Y21 B4 VREEBANO IO RDN2 AA22 Y20 VREFB5N2 10 RUP3 T17 VREFB5N2 Ю RDN3 T18 VREFB5N2 DIFFIO_R49n AA24 DM3R/BWS#3R DM1R/BWS#1R DM3R/BWS#3R DM3R/BWS#3R DM1R/BWS#1R 10 R17 DQS5R/CQ5R#,DPCLK6 DQS5R/CQ5R#,DPCLK6 DQS5R/CQ5R#,DPCLK6 DQS5R/CQ5R#,DPCLK6 DQS5R/CQ5R#,DPCLK6 VREFB5N2 10 DIFFIO R49p AA23 R16 VREFB5N2 DIFFIO R48n AB24 B5 IO DIFFIO R48n VRFFR5N2 AB23 B5 VREFB5N2 10 VREFB5N2 W23 U18 VREFB5N2 DIFFIO R47n AC24 W22 DQ3R DQ1R DQ1R VREFB5N2 10 DIFFIO_R47p AC23 Y22 DQ3R DQ3R DQ1R DQ3R DQ3R DQ1R VREFB5N2 DIFFIO R46n N15 10 DIFFIO R46p VREFB5N2 DQ3R VREFB5N2 DIFFIO R45n AD26 W21 DQ3R DQ1R DQ3R DQ3R DQ1R 10 DQ1R DQ3R B5 VREFB5N2 10 DIFFIO R45p AD25 W20 DQ3R DQ3R DQ1R VREFB5N2 DIFFIO R44n DEV_OE P14 VREFB5N2 10 DIFFIO R44p DEV CLRr V21 P13 VREFB5N2 10 DIFFIO_R43n U23 V21 DQ3R DQ3R DQ1R DQ3R DQ3R DQ1R

VREFB5N2

DIFFIO R43p

DQ1R



		In	In it	la a			1	1	ı	ı		Note
Bank Number	VREFB Group	Pin Name / Function (2)	Optional Function(s) (2)	Configuration Function	F672	F484	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484
35	VREFB5N1	IO	DIFFIO R42n	runction	V24	U20	DQ3R	DQ3R	DQ1R	DQ3R	DQ3R	DQ1R
35		10	DIFFIO R42p		V23	T19	Dagort	DQSIC	DQTK	DQSIC	DQSIC	DQIIC
35	VREFB5N1	10	DIFFIO R41n		AC26	T20	DQ3R	DQ3R	DQ1R	DQ3R	DQ3R	DQ1R
35	VREFB5N1	10	DIFFIO R41p		AC25	R19	DQ3R	DQ3R	DQ1R	DQ3R	DQ3R	DQ1R
35	VREFB5N1	10	DIFFIO R40n		AB26	U22						
35	VREFB5N1	IO	DIFFIO_R40p		AA25	V22	DQS3R/CQ3R#,DPCLK7	DQS3R/CQ3R#,DPCLK7	DQS3R/CQ3R#,DPCLK7	DQS3R/CQ3R#,DPCLK7	DQS3R/CQ3R#,DPCLK7	DQS3R/CQ3R#,DPCLK
35	VREFB5N1	IO	DIFFIO R39n		U22	R21	,	,	,	,	,	,
35	VREFB5N1	IO	DIFFIO R39p		T21	R20	DM1R/BWS#1R	DM3R/BWS#3R	DM1R/BWS#1R	DM1R/BWS#1R	DM3R/BWS#3R	DM1R/BWS#1R
35	VREFB5N1	10	DIFFIO R38n		Y25	T22						
35		IO	DIFFIO_R38p		Y24	T21	DQ1R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R
35	VREFB5N1	10	DIFFIO R37n		Y26							
35	VREFB5N1	IO	DIFFIO R37p		AA26		İ					
35	VREFB5N1	IO	VREFB5N1		U24	P20	İ					
35	VREFB5N1	IO	DIFFIO R36n		T19	M15						
15	VREFB5N1	IO	DIFFIO_R36p		U19	N14						
15	VREFB5N1	IO	DIFFIO_R35n		W25	M14						
5	VREFB5N1	IO	DIFFIO R35p		W24	N13						
15	VREFB5N1	IO	DIFFIO_R34n		V26	L15	DQ1R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R
5	VREFB5N1	10	DIFFIO R34p		W26	L14						
5	VREFB5N0	IO	DIFFIO_R33n		T23	P22	DQ1R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R
5	VREFB5N0	IO	DIFFIO_R33p		T22	R22						
5	VREFB5N0	IO	DIFFIO R32n		U26	M17						
5	VREFB5N0	10	DIFFIO_R32p	1	U25	N17	DQ1R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R
5	VREFB5N0	10	DIFFIO_R31n	Ì	T25	L13						
5	VREFB5N0	IO	DIFFIO R31p	İ	T24	M13	DQ1R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R
5		IO	DIFFIO_R30n		R20	N20	5411	D Q O I I	2411	24.11	Dagon	DQ.III
5	VREFB5N0	10	DIFFIO_R30p	1	R19	N19	DQS1R/CQ1R#.DPCLK8	DQS1R/CQ1R#,DPCLK8	DQS1R/CQ1R#.DPCLK8	DQS1R/CQ1R#.DPCLK8	DQS1R/CQ1R#.DPCLK8	DQS1R/CQ1R#.DPCLI
5	VREFB5N0	10	DIFFIO R29n	1	T26	N22	DQ1R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R
5		10	DIFFIO_R29p	1	R25	N21	DQ1R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R
5	VREFB5N0	10	DIFFIO R28n		R23	1421	DQIIC	DQSIC	DQIII	DQTIC	DQSIC	DQIII
5	VREFB5N0	10	DIFFIO R28p		R22							
5	VREFB5N0	10	VREFB5N0		R24	M20						
5	VREFB5N0	10	DIFFIO R27n		P20	L16						
5	VREFB5N0	10	DIFFIO_R27p		P19	M16						
5	VREFB5N0	10	DIFFIO_R2/p DIFFIO R26n		P24	M19	DQ1R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R
							DQ1R DQ1R					DQ1R DQ1R
5	VREFB5N0	10	DIFFIO_R26p		P23	M18	DQ1R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R
5	VREFB5N0 VREFB5N0	CLKIO4 CLKIO5	DIFFCLK_2n		P26	M22						
5 6	VREFB5N0 VREFB6N2		DIFFCLK_2p		R26	M21						
b		CLKIO6	DIFFCLK_3n		N26	L22						
0	VREFB6N2	CLKIO7	DIFFCLK_3p		N25	L21	DMOD	DMAD IDMO HAD	DIALD (DIALO (LAD	DIAGO	DMAD (DMO)(AD	DIA DIDIA O IIA D
5	VREFB6N2	10	DIFFIO_R25n		N20	L20	DM0R	DM1R/BWS#1R	DM1R/BWS#1R	DM0R	DM1R/BWS#1R	DM1R/BWS#1R
3	VREFB6N2	IO	DIFFIO_R25p		N19	L19	DQ0R	DQ1R	DQ1R	DQ0R	DQ1R	DQ1R
6	VREFB6N2	10	DIFFIO_R24n		N23							
3	VREFB6N2	IO	DIFFIO_R24p		N22							
6	VREFB6N2	IO	VREFB6N2		M23	J15						
3	VREFB6N2	10	DIFFIO_R23n		M24	J20	DQ0R	DQ1R	DQ1R	DQ0R	DQ1R	DQ1R
3	VREFB6N2	10	DIFFIO_R23p		N24	J19	DQ0R	DQ1R	DQ1R	DQ0R	DQ1R	DQ1R
6	VREFB6N2	10	DIFFIO_R22n		L19	H22	DQS0R/CQ1R,DPCLK9	DQS0R/CQ1R,DPCLK9	DQS0R/CQ1R,DPCLK9	DQS0R/CQ1R,DPCLK9	DQS0R/CQ1R,DPCLK9	DQS0R/CQ1R,DPCLK
6		10	DIFFIO_R22p		M19	J21						
3	VREFB6N2	10	DIFFIO_R21n		M26	J22						
3	VREFB6N2	10	DIFFIO_R21p	1	M25	K22	DQ0R	DQ1R	DQ1R	DQ0R	DQ1R	DQ1R
3		10	DIFFIO_R20n		L22	K20		1				
3	VREFB6N2	10	DIFFIO_R20p		M22	K19	DQ0R	DQ1R	DQ1R	DQ0R	DQ1R	DQ1R
3	VREFB6N2	10	DIFFIO_R19n		L26	H21						
6	VREFB6N2	10	DIFFIO_R19p		L25	H20	DQ0R	DQ1R	DQ1R	DQ0R	DQ1R	DQ1R
3	VREFB6N2	10	DIFFIO_R18n		L24	G21						
6		10	DIFFIO_R18p		L23	G20	DQ0R	DQ1R	DQ1R	DQ0R	DQ1R	DQ1R
6	VREFB6N1	10	DIFFIO_R17n		K26	E20		1				
6	VREFB6N1	10	DIFFIO_R17p		J26	F20						
3		10	DIFFIO_R16n		L21	F22	DQ0R	DQ1R	DQ1R	DQ0R	DQ1R	DQ1R
3	VREFB6N1	10	DIFFIO_R16p		K20	G22						
3	VREFB6N1	IO	DIFFIO_R15n		J25	E22						
5	VREFB6N1	IO	DIFFIO R15p		K24	E21		DQ1R	DQ1R		DQ1R	DQ1R
3	VREFB6N1	IO	DIFFIO_R14n	1	H26	D22						
3		10	DIFFIO_R14p	İ	H25	D21	DM2R	DM1R/BWS#1R	DM1R/BWS#1R	DM2R	DM1R/BWS#1R	DM1R/BWS#1R
3	VREFB6N1	10	DIFFIO R13n	İ	K22	T		DQ1R	DQ1R		,=	
3		10	DIFFIO R13p	1	K21	i	DQ2R	DQ1R	DQ1R			
<u>5</u>		10	VREFB6N1	1	J24	H17						
3	VREFB6N1	10	DIFFIO_R12n	†	F26	B22	i	 				
3	VREFB6N1	10	DIFFIO_R12h	 	G26	C22	DQ2R	DQ1R	DQ1R		DQ1R	DQ1R
3	VREFB6N1	10	DIFFIO_R12p	 	J23	A22	DQ2R DQ2R	DQ1R DQ1R	DQ1R DQ1R		שעווע	מוו/
		10		1				DQ1R DQ1R	DQ1R DQ1R	DQ2R	DQ1R	DQ1R
3 3		10	DIFFIO_R11p DIFFIO_R10n	 	K23 E26	A21 D20	DQ2R DQ2R	DQ1R DQ1R	DQ1R DQ1R	DUZN	טעוג	טעוג
,	VREFB6N1 VREFB6N1			 					5	DOOD	DOAD	DO4B
	IVREEB6N1	IO	DIFFIO_R10p		E25	D19	DQ2R	DQ1R	DQ1R	DQ2R	DQ1R	DQ1R
-		10	DIEEIO DO-									
6 6	VREFB6N1 VREFB6N1	10	DIFFIO_R9n DIFFIO_R9p		D26 D25	B21 B20	DQS2R/CQ3R,DPCLK10	DQS2R/CQ3R,DPCLK10	DQS2R/CQ3R,DPCLK10	DQS2R/CQ3R,DPCLK10 DQ2R	DQS2R/CQ3R,DPCLK10 DQ1R	DQS2R/CQ3R,DPCLK1 DQ1R



		۸.										Note (1)
Bank Number	VREFB Group	Pin Name / Function (2)	Optional Function(s) (2)	Configuration Function	F672	F484	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484
B6 B6	VREFB6N1 VREFB6N1	10	DIFFIO_R8n DIFFIO_R8p		G25 H24	C20 C19				DQ2R	DQ1R	DQ1R
B6	VREFB6N1	10	DIFFIO_R8p		H23	A20				DQZR	DQIK	DQIK
B6	VREFB6N1	IO	DIFFIO_R7p		H22	B19				DQ2R	DQ1R	DQ1R
B6	VREFB6N0	10	DIFFIO_R6n		G24	K17						
B6	VREFB6N0	10	DIFFIO_R6p		F23	J16						
B6 B6	VREFB6N0 VREFB6N0	10	DIFFIO_R5n DIFFIO_R5p		E24 F24							
B6	VREFB6N0	10	VREFB6N0		G23	G18						
B6	VREFB6N0	10	DIFFIO_R4n		C26	K14						
B6	VREFB6N0	10	DIFFIO_R4p		C25	K13						
B6	VREFB6N0	IO	DIFFIO_R3n		B26	H16	DQ2R	DQ1R	DQ1R			
B6 B6	VREFB6N0 VREFB6N0	10	DIFFIO_R3p DIFFIO_R2n		B25 C24	H15	DQ2R	DQ1R	DQ1R	DOOD	DO4D	DQ1R
B6	VREFB6N0	10 10	DIFFIO_R2p		D24	G17 G16	DQS4R/CQ5R,DPCLK11	DQS4R/CQ5R,DPCLK11	DQS4R/CQ5R,DPCLK11	DQ2R DQS4R/CQ5R,DPCLK11	DQ1R DQS4R/CQ5R,DPCLK11	DQS4R/CQ5R,DPCLK11
B6	VREFB6N0	10	DIFFIO_R1n		G22	G19	DQO4NOQON,DI OENTI	DQO+IVOQOIX,DI OLIKIT	DQO4IVOQOIN,DI OLINII	DQ2R	DQ1R	DQ1R
B6	VREFB6N0	IO	DIFFIO_R1p		F21	F18				DQ2R	DQ1R	DQ1R
B7	VREFB7N0	10	RUP4		E23	F16						
B7	VREFB7N0	IO	RDN4		D23	F17						
B7 B7	VREFB7N0 VREFB7N0	10	PLL4_CLKOUTn PLL4_CLKOUTp		E21 E22	C17 C18						
B7	VREFB7N0	10	PLL4_CLKOUTP		C23	B18						
B7	VREFB7N0	10	DIFFIO T37n		C22	A18	DQ2T	DQ5T	DQ5T	DQ2T	DQ5T	DQ5T
B7	VREFB7N0	10	DIFFIO_T37p		D22	A19	DQ2T	DQ5T	DQ5T	DQ2T	DQ5T	DQ5T
B7	VREFB7N0	Ю	DIFFIO_T36n		A23	D17						
B7	VREFB7N0	10	DIFFIO_T36p		B23	E17						
B7 B7	VREFB7N0 VREFB7N0	10	VREFB7N0		E20	D16	DOGGT/OO4T DDGLK40	DOGGT/OOAT DDGL KAG	DOGGT/OO4T DDGLI/40	DOGGT/OO AT DDGL KAG	DOGGT/OO AT DEGLEMA	DOGGT/OO4T DDGU/40
<u>в/</u> В7	VREFB7N0	10 10	DIFFIO_T35n DIFFIO_T35p		A24 A25	B16 C16	DQS0T/CQ1T,DPCLK12 DQ2T	DQS0T/CQ1T,DPCLK12 DQ5T	DQS0T/CQ1T,DPCLK12 DQ5T	DQS0T/CQ1T,DPCLK12 DQ2T	DQS0T/CQ1T,DPCLK12 DQ5T	DQS0T/CQ1T,DPCLK12 DQ5T
B7	VREFB7N0	10	DIFFIO T34n		D20	A16	DQZI	Daoi	DQOT	DQ2T	DQ5T	DQ5T
B7	VREFB7N0	IO	DIFFIO_T34p		D21	A17						
B7	VREFB7N0	10	DIFFIO_T33n		B22	C15	DQ2T	DQ5T	DQ5T	DQ2T	DQ5T	DQ5T
B7	VREFB7N0	10	DIFFIO_T33p		C21	D15						
B7	VREFB7N1	10	DIFFIO_T32n		C20 D19	A15	DQ2T	DQ5T	DQ5T	DQ2T	DQ5T	DQ5T
B7 B7	VREFB7N1 VREFB7N1	10	DIFFIO_T32p DIFFIO_T31n		A22	B15 C14	DQ2T	DQ5T	DQ5T	DQ2T	DQ5T	DQ5T
B7	VREFB7N1	10	DIFFIO T31p		B21	D14	DQ2T	DQ5T	DQ5T	DQ2T	DQ5T	DQ5T
B7	VREFB7N1	IO	DIFFIO T30n		A20	A13	July 1		5401	5421	540.	2401
B7	VREFB7N1	10	DIFFIO_T30p		A21	A14	DQ2T	DQ5T	DQ5T		DQ5T	DQ5T
B7	VREFB7N1	10	VREFB7N1		E17	D13						
B7	VREFB7N1	10	DIFFIO_T29n		B19	C12		2007		DM2T	DM5T/BWS#5T	DM5T/BWS#5T
B7 B7	VREFB7N1	10	DIFFIO_T29p		C19	C13	DM2T	DQ5T DM5T/BWS#5T	DQ5T	DQ4T	DOST	DQ5T
B7	VREFB7N1 VREFB7N1	IO IO	DIFFIO_T28n DIFFIO_T28p		C18 D18	B12 B13	DIVIZI	DIND1/BW 9#31	DM5T/BWS#5T	DQ4T	DQ5T DQ5T	DQ5T
B7	VREFB7N1	10	DIFFIO T27n		A18	G14				DQTI	DQOI	DQOI
B7	VREFB7N1	IO	DIFFIO_T27p		A19	G15	DQS2T/CQ3T,DPCLK13	DQS2T/CQ3T,DPCLK13	DQS2T/CQ3T,DPCLK13	DQS2T/CQ3T,DPCLK13	DQS2T/CQ3T,DPCLK13	DQS2T/CQ3T,DPCLK13
B7	VREFB7N1	10	DIFFIO_T26n		D17	H14	DQ4T	DQ5T	DQ5T			
B7	VREFB7N1	10	DIFFIO_T26p		E16	J14	DQ4T	DQ5T	DQ5T	DQ4T	DQ5T	DQ5T
B7	VREFB7N2	10	DIFFIO_T25n		B18 C17	J12	DOAT	DOST	DOCT			
B7 B7	VREFB7N2 VREFB7N2	10	DIFFIO_T25p DIFFIO_T24n		A16	K12 C10	DQ4T DQ4T	DQ5T DQ5T	DQ5T DQ5T	DQ4T	DQ5T	DQ5T
B7	VREFB7N2	10	DIFFIO T24p		A17	C11	DQ41	DQJI	DQ31	DQ41	DQJI	DQJI
B7	VREFB7N2	10	VREFB7N2		D16	F12						
B7	VREFB7N2	Ю	DIFFIO_T23n		B17	H13	DQ4T	DQ5T	DQ5T	DQ4T	DQ5T	DQ5T
B7	VREFB7N2	10	DIFFIO_T23p		C16	J13	DQ4T	DQ5T	DQ5T	DQ4T	DQ5T	DQ5T
B7	VREFB7N2 VREFB7N2	10	DIFFIO_T22n DIFFIO_T22p		A15 B15	A11 A12	DQ4T	DQ5T	DQ5T	DQ4T	DQ5T	DQ5T
В7 В7	VREFB7N2 VREFB7N2	10 10	DIFFIO_122p DIFFIO_T21n	1	B15 D15	A12 A10	DQ4T	DQ5T	DQ5T	DQ4T	DQ5T	DQ5T
B7	VREFB7N2	10	DIFFIO_12111 DIFFIO T21p		E15	B10	DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14		DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14
B7	VREFB7N2	10	DIFFIO_T20n		C14	G12		DQ5T	DQ5T		DQ5T	DQ5T
B7	VREFB7N2	IO	DIFFIO_T20p		C15	H12	DM4T	DM5T/BWS#5T	DM5T/BWS#5T	DM4T	DM5T/BWS#5T	DM5T/BWS#5T
B7	VREFB7N2	CLKIO8	DIFFCLK_5n		A14	A9						
B7	VREFB7N2	CLKIO10	DIFFCLK_5p		B14	B9		 				
B8A B8A	VREFB8N0 VREFB8N0	CLKIO10 CLKIO11	DIFFCLK_4n,REFCLK3n DIFFCLK 4p,REFCLK3p	-	L14 L15	J10 K10		+				-
B8	VREFB8N0	IO	DIFFIO_T19n		A12	A8	DOS5T/CO5T#.DPCI K15	DQS5T/CQ5T#,DPCLK15	DOS5T/CQ5T#.DPCI K15	DOS5T/CO5T#,DPCI K15	DQS5T/CQ5T#,DPCLK15	DQS5T/CQ5T#,DPCLK15
B8	VREFB8N0	10	DIFFIO_T19p		A13	B7	DQ5T/CQ5T#,DFCERTS	DQ3T/CQ3T#,DFCERTS	DQ55T/CQ5T#,DFCERTS	DQ55T/CQ5T#;DFCERTS	DQ3T/CQ3T#,DFCERTS	DQ5T
B8	VREFB8N0	IO	DIFFIO_T18n		B13	A6						
B8	VREFB8N0	Ю	DIFFIO_T18p		C13	A7				DQ5T	DQ3T	DQ5T
B8	VREFB8N0	10	DIFFIO_T17n		A11	A4	DQ5T	DQ3T	DQ5T	DQ5T	DQ3T	DQ5T
B8	VREFB8N0	10	DIFFIO_T17p		B11	A5	DQ5T	DQ3T	DQ5T			
B8 B8	VREFB8N0 VREFB8N0	10	VREFB8N0 DIFFIO T16n		D14 A10	D12 A2	DQ5T	DQ3T	DQ5T	DQ5T	DQ3T	DQ5T
B8	VREFB8N0 VREFB8N0	10	DIFFIO_T16p	1	B10	A2 A3	DQ5T	DQ3T	DQ5T	DQ5T	DQ3T	DQ5T
			Dir 1 10_1 10p	!								
B8	VREFB8N0	IO	DIFFIO T15n		A8	B3	DQ5T	DQ3T	DQ5T	DQ5T	DQ3T	DQ5T



Bank	VREFB	Pin Name /	Optional	Configuration								Note (1)
Number	Group	Function (2)	Function(s) (2)	Function	F672	F484	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484
B8	VREFB8N0	10	DIFFIO_T14n		A6	B6	DQ5T	DQ3T	DQ5T	DQ5T	DQ3T	DQ5T
B8	VREFB8N0	10	DIFFIO_T14p		A7	C6	DQ5T	DQ3T	DQ5T	DQ5T	DQ3T	DQ5T
B8	VREFB8N1	10	DIFFIO_T13n		C11	A1						
B8	VREFB8N1	10	DIFFIO_T13p		C12	B1	DQ5T	DQ3T	DQ5T	DQ5T	DQ3T	DQ5T
B8	VREFB8N1	10	DIFFIO_T12n		A5	C8						
B8	VREFB8N1	IO	DIFFIO_T12p		B5	D8						
B8	VREFB8N1	10	VREFB8N1		D11	D11						
B8	VREFB8N1	10	DIFFIO_T11n		B6	C1	DM5T/BWS#5T	DM3T/BWS#3T	DM5T/BWS#5T	DM5T/BWS#5T	DM3T/BWS#3T	DM5T/BWS#5T
B8	VREFB8N1	10	DIFFIO_T11p		B7	C2						
B8	VREFB8N1	10	DIFFIO_T10n		A4	C7			DQS3T/CQ3T#,DPCLK16			DQS3T/CQ3T#,DPCLK16
B8	VREFB8N1	10	DIFFIO_T10p		B4	D7	DQ3T	DQ3T	DQ5T	DQ3T	DQ3T	DQ5T
B8	VREFB8N1	10	DIFFIO_T9n		B9	C3						
B8	VREFB8N1	10	DIFFIO_T9p		C10	C4	DQ3T	DQ3T	DQ5T	DQ3T	DQ3T	DQ5T
B8	VREFB8N1	10	DIFFIO_T8n		A2	E8	DQ3T	DQ3T	DQ5T	DQ3T	DQ3T	DQ5T
B8	VREFB8N1	10	DIFFIO_T8p		A3	F8						
B8	VREFB8N2	10	DIFFIO_T7n		C4	C5	DQ3T	DQ3T	DQ5T	DQ3T	DQ3T	DQ5T
B8	VREFB8N2	10	DIFFIO_T7p		C5	D4						
B8	VREFB8N2	10	DIFFIO_T6n		D9	D5	DQ3T	DQ3T	DQ5T	DQ3T	DQ3T	DQ5T
B8	VREFB8N2	10	DIFFIO_T6p		D10	E5	DQS1T/CQ1T#,DPCLK17	DQS1T/CQ1T#,DPCLK17	DQS1T/CQ1T#,DPCLK17	DQS1T/CQ1T#,DPCLK17	DQS1T/CQ1T#,DPCLK17	DQS1T/CQ1T#,DPCLK17
B8	VREFB8N2	10	VREFB8N2	1	E9	D10		ļ	1	ļ		
B8	VREFB8N2	IO	DIFFIO_T5n	1	B1	C9			1	DQ3T	DQ3T	DQ5T
B8	VREFB8N2	10	DIFFIO_T5p	1	B2	D9			Į.	DQ3T	DQ3T	DQ5T
B8	VREFB8N2	IO	DIFFIO_T4n	1	C3	D6	DQ3T	DQ3T	DQ5T	DQ3T	DQ3T	DQ5T
B8	VREFB8N2	IO	DIFFIO_T4p		D3	E6	DQ3T	DQ3T	DQ5T	DQ3T	DQ3T	DQ5T
B8	VREFB8N2	IO	DIFFIO_T3n		C2	G7	DQ3T	DQ3T	DQ5T		1	ļ
B8	VREFB8N2	IO	DIFFIO_T3p		D2	H7	DQ3T	DQ3T	DQ5T			
B8	VREFB8N2	10	DIFFIO_T2n	DATA4	C6	F6	DM3T/BWS#3T	DM3T/BWS#3T	DM5T/BWS#5T	DM3T/BWS#3T	DM3T/BWS#3T	DM5T/BWS#5T
B8	VREFB8N2	10	DIFFIO_T2p	DATA3	C7	G6						
B8	VREFB8N2	IO	DIFFIO_T1n	DATA2	C8	G8						
B8	VREFB8N2	IO	DIFFIO_T1p		C9	H8						
B8	VREFB8N2	IO	PLL2_CLKOUTn		D7	G10						
B8	VREFB8N2	IO	PLL2_CLKOUTp		E7	H9						
B8	VREFB8N2	10	PLL7_CLKOUTn		C1	1						
B8	VREFB8N2	10	PLL7_CLKOUTp		D1	1						
B8	VREFB8N2	10	PLL8_CLKOUTn		E1	1						
B8 B8	VREFB8N2	10	PLL8_CLKOUTp	OLIVIOD	E2	044	ł				-	
B8B	VREFB8N2	REFCLK4n	DIFFCLK 8n	CLKUSR	D4 K10	G11	ł				-	
	VREFB8N2 VREFB8N2	REFCLK4n	DIFFCLK_8p,CLKIO17		L10		ł				-	
B8B B8B	VREFB8N2	REFCLK4p REFCLK5n	DIFFCLK_8p,CLKIO17		K9	ļ		-	1	-		
B8B	VREFB8N2	REFCLK5p	DIFFCLK_9II DIFFCLK 9p,CLKIO19		L9			1	1	1	1	1
B9	VREFB8N2	IO	DIFFCER_9P,CERIO 19	DATA0	D6	K4		-	1	-		
B9	VREFB8N2	10	1	DATA1,ASDO	E6	D1		1	1	1	1	1
B9	VREFB8N2	IO	1	NCSO	D5	J4		1	1	1	1	1
B9	VICEI DOINZ	DCLK	1	DCLK	F6	D3	+	+	1	+	+	
B9		nCONFIG	1	nCONFIG	E5	H4	+	+	1	+	+	
B9		nCE	1	nCE	H7	D2	+	+	1	+	+	
R9	+	TDI		TDI	G6	F5						
B9		TCK		TCK	G8	E4						
B9	1	TMS	1	TMS	F5	G5			1			
B9	+	TDO		TDO	H8	E3						
	1	GND	1	1.50	J7	F3			1			
	1	GND	<u> </u>	†	K6	M3			†			1
		GND			N6	T4			1			
	1	GND	<u> </u>	†	P6	U3			†			1
	1	GND	1	1	U6	V19		†	1	†	†	1
		GND	İ	1	V7	E19			Ì			
	1	GND	1	1	W20	H5		†	1	†	†	1
	1	GND	1	1	G20	AA11		†	1	†	†	1
		GND	İ	1	AB10	AA14			Ì			
	1	GND	1	1	AB13	AA17		†	1	†	†	1
	1	GND	1	1	AB16	AA5		†	1	†	†	1
		GND	İ	1	AB19	AA8			Ì			
		GND	İ	1	AB22	B11			Ì			
		GND			AB25	B14			1			
	İ	GND		1	AE12	B17			İ			İ
		GND	İ	1	AE16	B2			Ì			
		GND	İ	1	AE20	B5			Ì			
		GND			AE24	B8			1			
	1	GND	1	1	AE4	C21		†	1	†	†	1
		GND			AE8	D18			1			
	1	GND	<u> </u>	†	B12	E7			†			1
	1	GND	<u> </u>	†	B16	F11			†			1
	1	GND	1	†	B20	F13		<u> </u>	1	<u> </u>	1	1
	1	GND	<u> </u>	†	B24	F15			†			1
	+	GND	1	t	B3	F21	1	-	†	-	†	
		10.10			100	1141	1					



Blank WREFB Pin Namer Optional Optional Provision Pr	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484
GNO B8 F9	2 DUSTOF ANALY IN F484	DUS TOT ATOLATO IN P484	DUS TOT ASJUASO IN F404
GND			
GND			
GND			
OND			
OND			
GND			
GND J22 K9			
GND J. J. J. J. J. J. J. J. J. J. J. J. J.			
GND			
GND			
GND K17 L6			
GND			
GND M11 N6 M13 P11 M15 P16 M16 P16 M17 P18 M17 P18 M17 P18 M18 P19 P19 P19 P19 P19 P19 P19 P19 P19 P19			
GND			1
GND			
GND R16 G2 GND GND R18 J1 J1 J2 GND T11 J2 J2 GND T13 L1 GND T17 L2 GND T17 L2 GND T17 L2 GND T17 N1 GND GND U21 N2 GND U21 N2 GND U8 R1 GND GND W14 W14 W2 GND GND W14 W2 GND W14 W2 GND GND W14 W2 GND W14 W2 GND W15 GND W14 W2 GND W15 GND W15 GND W16 GND W17 W17 GND W17 GND W17 W17 GND W17 W17 GND W17 W17 GND W17 W17 GND W17 W17 GND W17 W17 GND W17 W17 GND W17 W17 GND W17 W17 GND W17 W17 GND W17 W17 GND W17 W17 GND W17 W17 GND W17 W17 GND W17 W17 GND W17 W17 GND W17 W			
GND			
GND			
GND			
GND			
GND			
GND			
GND			
GND V25 R2			
GND Y16 U1			
GND Y18 U2			
GND Y8 W1			
GND W14 W2			
GND Y13			
GND V13			
		+	1
		+	1
GND U12		+	1
GDD Y11		+	1
GND Y9		+	1
GND W10		+	1
GND V11			1
GDD ACS			+
GND AA15		+	+
GND V15		+	+
GND W16		+	1
GND U16		+	+
GND V17		+	+
GND W/8			+
GND			1
GDD AA17			1
GND U18			<u> 1 </u>
GDD AA20			T .
GND V19			
GND J20			



Bank	VREFB	Pin Name /	Optional	Configuration		1	ı		ı	ı	1	Note (1)
Number	Group	Function (2)	Function(s) (2)	Configuration Function	F672	F484	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484
		GND	· a(-) (-)		K19							
		GND			G14							
		GND			H15							
		GND			E18							
		GND			J16							
		GND GND	.		H17							
	-	GND	+		J18 J14			+			 	+
		GND			K13							
	-	GND	+		E13							
		GND			E14							
		GND			H13							
		GND			J12							
		GND			H11							
		GND			H10							
		GND			H9							
		GND GND			D8 E8							
		GND	+		AB1			<u> </u>			 	
	_	GND	+		AB2							<u> </u>
	1	GND	1		AC2			1			1	1
		GND			AD1							
		GND			E3							
•		GND			E4							
	1	GND			F1							
	+	GND			F2							L
	+	GND	+	1	G3			1			1	1
		GND GND	.		G4 H1							
	-	GND	+		H2	-		-				
	_	GND	+		J3							<u> </u>
		GND			J4							
		GND			K1							
		GND			K2							
		GND			L3							
		GND			L4							
		GND			M1							
		GND			M2							
		GND GND			N3 N4							
		GND			P1							
	+	GND	+		P2			+			 	+
	-	GND	+		R3							
		GND			R4							
		GND			T1							
		GND			T2							
		GND			U3							
		GND			U4							
		GND			V1							
		GND			V2							
	+	GND GND	+		W3 W4						-	
	+	GND	+		Y1		 	+		 	1	+
	+	GND	+		Y2							<u> </u>
	1	GND	1		M7						1	1
	İ	GND	1		R8			1			İ	1
		VCC CLKIN3A				N12						
		VCC_CLKIN3B			V9	P7						
		VCC_CLKIN8A			K14	H10						
	+	VCC_CLKIN8B			J9							
		VCCD_PLL			J6	G3						
	+	VCCD_PLL	+	1	L6 M6	M4		 			1	
	+	VCCD_PLL VCCD_PLL	+			R4 U4		-			+	<u> </u>
	+	VCCD_PLL VCCD_PLL	+		T6	V18		<u> </u>			1	<u> </u>
	+	VCCD_PLL	<u> </u>		V6	E18		<u> </u>				†
	1	VCCD_PLL	1		Y20			1			1	1
		VCCD_PLL			G21							
		VCCINT			J10	J5						
		VCCINT			K16	F7						
		VCCINT			K18	G13						
	1	VCCINT	1		K8	G9		ļ			ļ	ļ
		VCCINT			L11	H6						
	-	VCCINT	1		L13	J11		-			 	ļ
	+	VCCINT VCCINT	+		L17 M10	J17 J7		 			1	
		I V C C II V I	1	I	IVITU	J/	l .	1	l		1	1



			T			•	T		1			Note (1)
Bank Number	VREFB Group	Pin Name / Function (2)	Optional Function(s) (2)	Configuration Function	F672	F484	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484
		VCCINT	(4/1/)		M12	J9						
		VCCINT				K16						
		VCCINT VCCINT				K6 K8						
		VCCINT			M8	L11						
		VCCINT				L17						
		VCCINT			N13	L5						
		VCCINT			N15	L7						
		VCCINT				L9						
		VCCINT VCCINT				M10 M12						
		VCCINT			P12	M6						
		VCCINT			P14	N16						
		VCCINT				N5						
		VCCINT			P18	N9						
		VCCINT VCCINT				P12 P17						
		VCCINT				P6						
		VCCINT				P8						
		VCCINT			R17	R7						
		VCCINT				T10						
	ļ.	VCCINT	1			T12						
	1	VCCINT VCCINT	+	-	T12 T16	U16						
		VCCINT	<u> </u>		T18							
		VCCINT			U11							
		VCCINT			U13							
		VCCINT			U15							
		VCCINT			U17							
		VCCINT VCCINT			V10 V8							
		VCCINT			W13							
		VCCINT			V14							
		VCCINT			Y12							
		VCCINT			V12							
		VCCINT VCCINT			W11 Y10							
		VCCINT			W9							
		VCCINT			Y14							
		VCCINT			W15							
		VCCINT			V16							
		VCCINT			W17							
		VCCINT VCCINT			V18 W19							
		VCCINT			H14							
		VCCINT			J15							
		VCCINT			G15							
		VCCINT			H16							
		VCCINT			G17							
		VCCINT VCCINT			J19 J17							
	1	VCCINT	<u> </u>		H18							
		VCCINT			J13							
•		VCCINT			H12							·
		VCCINT	ļ		J11							
	1	VCCINT	1		K12							
	1	VCCINT VCCINT	1		G11 G10							
		VCCINT	<u> </u>		G9							
		VCCINT	<u> </u>		F8							_
		VCCINT			L7							
		VCCINT			T8							
	-	VCCIO3				U11 U8						
	1	VCCIO3	1			U8 U9						
	Ì	VCCIO3	İ			V10						
		VCCIO3			AA14	V12						
		VCCIO3			W8							
		VCCIO4			AA16	U13 V15						
	-	VCCIO4 VCCIO4		——	AA18 AA19	V15 V16						
	1	VCCIO4 VCCIO4	1			V16 V17						
	1	VCCIO4	<u> </u>		Y15	- 17						
		VCCIO4			Y19			<u> </u>		<u> </u>	<u> </u>	<u> </u>
•		VCCIO5			P21	N18						
	1	VCCIO5			R21	P19	· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·			



ank umber	VREFB Group	Pin Name / Function (2)	Optional Function(s) (2)	Configuration Function	F672	F484	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F48
		VCCIO5			T20	R18						
		VCCIO5			U20							
		VCCIO5			V20							
		VCCIO6			H21	H19						
		VCCIO6			J21	J18						
		VCCIO6			L20	K18						
		VCCIO6			M20							
		VCCIO6			N21							
		VCCIO7			F16	E13						
		VCCIO7			F18	E14						
		VCCIO7			F20	E15						
		VCCIO7			G16	E16						
		VCCIO7	+		G18	F14		+	+		+	
		VCCIO7	†		G19	1 19		+	+		+	
		VCCIO7	1	+	E10	E10	1	+	+	+	+	
		VCCIO8	1	+	F11	E11	1	+	+	+	+	
			ł				+	-				
		VCCIO8	!		F13	E12	-	-	-		-	
	1	VCCIO8	1	 	F14 F9	E9	1	+	+	.	+	
	ļ	VCCIO8		+		F10		+	 	1	 	ļ
		VCCIO8			G12			1	.	ļ	.	
		VCCIO9			G7	G4		1	.	ļ	.	
		VCCA			H6	F4		1		ļ		ļ
		VCCA			K7	L4		1				
		VCCA			N7	T5						
		VCCA			P7	V4						
		VCCA			U7	U19						
		VCCA			W6	F19						
		VCCA			W21							
		VCCA			H20							
		NC			AB3	Y3						
		NC			AB4	AA3						
		NC			AA9							
		NC			AA7							
		NC			AB15							
		NC			AB20							
		NC			AC15							
		NC			AD15							
		NC			F15							
		NC		+	E19		<u> </u>	+	+		+	
		NC		+	D13		<u> </u>	+	+		+	
		NC	1	+	E12		1	+	+		+	
		NC	ł		D12		+	-				
			ł				+	-				
		NC NC			E11 AB8							
		NC			AA8							
		VCCL_GXB			AD2	V3		-				
	ļ	VCCL_GXB		+	G5	K3		+	 	1	 	ļ
		VCCL_GXB			H5	L3		1	.	ļ	.	
		VCCL_GXB			L5	N3		1		ļ		ļ
		VCCL_GXB			P5	T3		1				ļ
		VCCL_GXB		1	AA3				<u> </u>	ļ		Į
		VCCL_GXB			AA4							
		VCCL_GXB			U5							
		VCCL_GXB			Y5							
		VCCH_GXB			J5	H3						
		VCCH_GXB			M5	P3						
		VCCH_GXB			R5							
	Ì	VCCH_GXB		Ì	V5			1		İ		İ
	1	RREF0		1	AC1	AB1						1
	1	VCCA GXB		1	AC3	W3						1
		VCCA_GXB		1	K5	J3	+	+			 	†
	1	VCCA_GXB	1	 	N5	R3	1	+	+	 	+	
	-	VCCA_GXB	1	 	T5	170	1	+	+	 	+	

Notes:

(1) For DQS pins that do not have the associated DQ pins, the particular DQS is not supported.

(2) For implementation of transceiver applications that run at ≥2.97Gbps data rate, you must refer to the Cyclone IV Device Family Pin Connection Guidelines.



Pin Information for the Cyclone® IV GX EP4CGX50 Device Version 1.1

Note (1)

	Pin Type (1st, 2nd, &	Note (1)
Pin Name	3rd Function)	Pin Description
- III Name	ora r unotion)	Clock and PLL Pins
CLK[5, 7, 9, 11, 12,14],	Clock, Input	Dedicated global clock input pins that can also be used for the positive terminal inputs for differential global clock input or user
DIFFCLK_[27]p	·	input pins.
CLK[4, 6, 8, 10, 13, 15], DIFFCLK_[27]n	Clock, Input	Dedicated global clock input pins that can also be used for the negative terminal inputs for differential global clock input or user input pins.
DIFFCLK_[0, 1, 8, 9]p, CLKIO[17, 19, 20, 22]	Clock, Input	Optional positive terminal inputs for differential global clock input or single-ended clock input.
DIFFCLK_[0, 1, 8, 9]n	Clock, Input	Optional negative terminal inputs for differential global clock input.
PLL[18]_CLKOUTp	I/O, Output	Optional positive terminal for external clock outputs from PLL [18]. These pins can be assigned to single-ended or differential I/O standards if it is being fed by a PLL output.
PLL[18]_CLKOUTn	I/O, Output	Optional negative terminal for external clock outputs from PLL [18]. These pins can be assigned to single-ended or differential I/O standards if it is being fed by a PLL output.
	<u>.</u>	Configuration/JTAG Pins
MSEL[03]	Input	Configuration input pins that set the Cyclone IV GX device configuration scheme. The smaller devices like EP4CGX15, EP4CGX22, and EP4CGX30 do not have the MSEL3 pin.
nCE	Input	Dedicated active-low chip enable. When nCE is low, the device is enabled. When nCE is high, the device is disabled.
nCONFIG	Input	Dedicated configuration control input. Pulling this pin low during user-mode will cause the FPGA to lose its configuration data, enter a reset state, and tri-state all I/O pins. Returning this pin to a logic high level will initiate reconfiguration.
CONF_DONE	Bidirectional (open-drain)	This is a dedicated configuration status pin. As a status output, the CONF_DONE pin drives low before and during configuration. Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after all data is received. Then the device initializes and enters user mode. It is not available as a user I/O pin.
NCEO	I/O, Output	Output that drives low when device configuration is complete. This pin can be used as a regular I/O if not used for device configuration.
nSTATUS	Bidirectional (open-drain)	This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after power-up and releases it after POR time. As a status output, the nSTATUS is pulled low if an error occurs during configuration. As a status input, the device enters an error state when nSTATUS is driven low by an external source during configuration or initialization. It is not available as an user I/O pin.
TCK	Input	Dedicated JTAG test clock input pin.
TMS	Input	Dedicated JTAG test mode select input pin.
TDI	Input	Dedicated JTAG test data input pin.
TDO	Output	Dedicated JTAG test data output pin.
NCSO	I/O, Output	Dedicated output control signal from the FPGA to the serial configuration device in AS mode that enables the configuration device.
ASDO, DATA1	Input (PS, FPP) Output (AS)	This pin functions as DATA1 in PS and FPP modes, and as ASDO in AS mode. DATA1: Data input in non-AS mode. Byte-wide configuration data is presented to the target device on DATA[07]. In PS configuration scheme, DATA1 functions as user I/O pin during configuration, which means it is tri-stated. After FPP configuration, DATA1 is available as a user I/O pin and the state of this pin depends on the Dual- Purpose Pin settings. ASDO: Control signal from the FPGA to the serial configuration device in AS mode used to read out configuration data.
DATA0	I/O, Input	Dual-purpose configuration data input pin. The DATA0 pin can be used for bit-wide configuration or as an I/O pin after configuration is complete.



Pin Information for the Cyclone® IV GX EP4CGX50 Device Version 1.1

Note (1)

		Note (1)
	Pin Type (1st, 2nd, &	
Pin Name	3rd Function)	Pin Description
DATA[27]	Input (FPP)	Data inputs. Byte-wide configuration data is presented to the target device on DATA [07]. In AS or PS configuration scheme,
		they function as user I/O pins during configuration, which means they are tri-stated. After FPP configuration, DATA [27] are
		available as user I/O pins and the state of these pins depends on the Dual-Purpose Pin settings.
DCLK	Input (PS)	Dedicated configuration clock pin. In PS configuration, DCLK is used to clock configuration data from an external source into the
	Output (AS)	FPGA. In AS mode, DCLK is an output from the FPGA that provides timing for the configuration interface.
CRC_ERROR	I/O, Output	Active high signal that indicates that the error detection circuit has detected errors in the configuration SRAM bits. This pin is optional and is used when the CRC error detection circuit is enabled. This pin can be used as regular I/O if not used for CRC error detection.
DEV_CLRn	I/O (when option off), Input (when option on)	Optional pin that allows designers to override all clears on all device registers. When this pin is driven low, all registers are cleared; when this pin is driven high, all registers behave as programmed. This pin is enabled by turning on the Enable devicewide reset (DEV_CLRn) option in the Quartus II software.
DEV_OE	I/O (when option off), Input (when option on)	Optional pin that allows designers to override all tri-states on the device. When this pin is driven low, all I/O pins are tri-stated; when this pin is driven high, all I/O pins behave as defined in the design. This pin is enabled by turning on the Enable device-wide output enable (DEV_OE) option in the Quartus II software.
INIT_DONE	I/O, Output (open-drain)	This is a dual-purpose pin and can be used as an I/O pin when not enabled as INIT_DONE. When enabled, a transition from low to high at the pin indicates when the device has entered user mode. If the INIT_DONE output is enabled, the INIT_DONE pin cannot be used as a user I/O pin after configuration. This pin is enabled by turning on the Enable INIT_DONE output option in the Quartus II software.
CLKUSR	I/O, Input	Optional user-supplied clock input. Synchronizes the initialization of one or more devices. If this pin is not enabled for use as a user-supplied configuration clock, it can be used as a user I/O pin. This pin is enabled by turning on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software.
	•	Differential I/O Pins
DIFFIO_[R,T,B]072][n,p]	I/O, TX/RX channel	Dual-purpose differential transmitter/receiver channels. These channels can be used for transmitting/receiving LVDS compatible signals. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.
	<u> </u>	External Memory Interface Pins
DQS[05][R,T,B]/CQ[0,1,3,5][R,T,B][#],DPCLK[017]	I/O, DQS/CQ, DPCLK	Dual-purpose DPCLK/DQS pins can connect to the global clock network for high-fanout control signals such as clocks,
		asynchronous clears, presets and clock enables. It can also be used as optional data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase shift circuitry, which allows fine tune of the phase shift for input clocks or strobes to properly align clock edges needed to capture data.
DQ[05][R,T,B]	I/O, DQ	Optional data signal for use in external memory interface.
DM[05][R,B,T]/BWS#[05][R,T,B]	I/O, DM/BWS#	The data mask pins are only required when writing to DDR SDRAM and DDR2 SDRAM devices. QDR II SRAM devices use the BWS signal to select the byte to be written into memory. A low signal on the DM/BWS# pin indicates that the write is valid. Driving the DM/BWS# pin high results in the memory masking the DQ signals.
		Reference Pins
RUP[24]	I/O, Input	Reference pins for on-chip termination (OCT) block in I/O banks 4, 5, and 7. The external precision resistor RUP must be connected to the designated RUP pin within the same bank when used. If the RUP pin is not used, this pin can function as a regular I/O pin.
RDN[24]	I/O, Input	Reference pins for on-chip termination (OCT) block in I/O banks 4, 5, and 7. The external precision resistor RDN must be connected to the designated RDN pin within the same bank when used. If the RDN pin is not used, this pin can function as a regular I/O pin.
NC	No Connect	Do not drive signals into these pins.
		Supply Pins
VCCINT	Power	These are internal logic array voltage supply pins.



Pin Information for the Cyclone® IV GX EP4CGX50 Device

Version 1.1 Note (1)

	Note (1)
Pin Type (1st, 2nd, &	
3rd Function)	Pin Description
Power	Digital power for PLLs. The designer must power up these pins, even if the PLL is not used.
Power	Analog power for PLLs. All VCCA pins must be powered and all VCCA pins must be powered up and powered down at the same
	time even if not all the PLLs are used. Designer is advised to keep VCCA isolated from other VCC for better jitter performance.
Power	These are I/O supply voltage pins for banks 3 through 9. Each bank can support a different voltage level. VCCIO supplies power
	to the input and output buffers for all I/O standards.
Power	CLLKIN power in bank 3A and bank 8A.
I/O	Input reference voltage for each I/O bank. If a bank uses a voltage-referenced I/O standard, then these pins are used as the voltage-reference pins for the bank. If voltage reference I/O standards are not used in the bank, the VREF pins are available as user I/O pins.
Ground	Device ground pins. All GND pins should be connected to GND plane on the board.
	Transceiver Pins
Power	Supplies power to the transceiver PMA TX, PMA RX, and clocking.
Power	Supplies power to the transceiver PMA output (TX) buffer.
Power	Supplies power to the transceiver PMA regulator.
Input	High speed positive differential receiver channels.
Input	High speed negative differential receiver channels.
Output	High speed positive differential transmitter channels.
Output	High speed negative differential transmitter channels.
Input	High speed differential reference clock positive.
Input	High speed differential reference clock complement.
Input	Reference resistor for transceiver.
	3rd Function) Power Power Power Power I/O Ground Power Power Power Power Input Input Output Output Output Input

Notes:

(1) The pin definitions are prepared based on the device with the largest density, EP4CGX150. For the availability of pins in each density, refer to the pin list.

(2) For implementation of transceiver applications that run at ≥2.97Gbps data rate, you must refer to the Cyclone IV Device Family Pin Connection Guidelines.



DLLO	VREFB	8N2	VREFB8N1	VREFB8N0	VREFB7N2	VREFB7N1	VREFB7N0	Б.	
PLL2	B9	B8B	B8	B8A		B7		PL	L4
PLL8									B6N0
Transceiver Block (QL1)								B6	VREFB6N1 VREFB6N0
PLL7									VREFB6N2
PLL6									VREFB5N0
Transceiver Block (QL0)								B5	VREFB5N1
PLL5									VREFB5N2
PLL1	B3 VREFB	B3B	B3 VREFB3N1	B3A VREFB3N0	VREFB4N2	B4 VREFB4N1	VREFB4N0	PL	L3

Notes:

- 1. This is a top view of the silicon die.
- 2. This is only a pictorial representation to provide an idea of placement on the device. For exact locations, refer to the pin list and the Quartus[®] II software.



Pin Information for the Cyclone® IV GX EP4CGX50 Device Version 1.1

Note (1)

		11000 (1)
Version Number	Date	Changes Made
1.0	6/23/2010	Initial release.
1.1	11/8/2010	Added new note in Pin List and Pin Definitions.