## Twin Lakes M/B

COVER PAGE

Facebook Confidential | Twin Lakes | Size B | Date: The


Project Doc Number Re
Twin Lakes Page Title COVER PAGE
Size PL Date: Thursday, lane 14 2021


## INDEX


1 2 3 4 5 6 7 8	COVER PAGE PAGE INDEX BLANK  Twin_Lakes FEATURE BLOCK DIAGRAM SMBUS BLOCK DIAGRAM POWER SEQUENCE DIAGRAM CLOCK DIAGRAM PWRGD/RST DIAGRAM INTERRUPT/ERROR ESCALATION POWER TOPOLOGY BRIDGE IC BLOCK DIAGRAM BLANK SKL-D STRAPPING 1 SKL-D STRAPPING 1 SKL-D DDR4 CHANNEL A SKL-D DDR4 CHANNEL B SKL-D DDR4 CHANNEL E SKL-D PCIE CPU/PCH SKL-D 10 KR LAN SKL-D SATA, USB2, USB3 SKL-D LPC,SPI,GPIO,INT,PWR SEQ SKL-D UART,JTAG,SVID SKL-D GPP SKL-D CLK SKL-D TEST,MISC,SMBUS SKL-D POWER<1> SKL-D GND<1> SKL-D GND<2> SKL-D DNA SKL-D FOWER<2> SKL-D DNA SKL-D PU/PD CPU SIDE BAND: HW STRAPS STRAP HEADER MERGED XDP 1 OF 2 MERGED XDP 2 OF 2	38 39 40 41 42 43 44 45	ERROR CNTL 1 ERROR CNTL 2 CPU SPI SPI MUX BLANK DDR4 RDIMM CHA_1 DDR4 RDIMM CHA_2 DDR4 RDIMM CHB_1	75 76 77 78 79 80 81 82	P1V8_PCH_STBY PVNN & PVDDQ AB[1] PVNN & PVDDQ_AB[2] P3V3 POWER SWITCH PVPP_AB PVPP_DE PVCCIO[1] PVCCIO[2]
11	BRIDGE IC BLOCK DIAGRAM	48	DDR4 RDIMM CHD_2	85	PVTT AB
12	BLANK	49	DDR4 RDIMM CHE_I	86	PVTT_DE
13 14	SKL-D SIRAPPING I  CVID CTDADDING 1	50 51	CDID[1]	87	BLANK
15	SKI-D DDR4 CHANNEL A	52	CPLD[2]	88	P1V05_PCH_STBY[1]
16	SKL-D DDR4 CHANNEL B	53	CPLD[3]	89	P1V05_PCH_STBY[2]
17	SKL-D DDR4 CHANNEL D	54	GOLD_FINGER_PRIMARY	90	PVCCIN & PVCCSA[1]
18	SKL-D DDR4 CHANNEL E	55	GOLD_FINGER_EXTENSION	91	PVCCIN & PVCCSA[2]
19	SKL-D PCIE CPU/PCH	56	FRU & Temperature Sensor	<i>3</i> ∠ 02	DUCCIN & PUCCSA[3]
20	SKL-D 10 KR LAN	57	FRU & Temperature Sensor	94	Power sensing INA230
21	SKL-D SATA, USB2, USB3	58	UART / USB3	95	DELTA-I./TDR
22	SKL-D LPC, SPI, GPIO, INT, PWR SEQ	59	SNOWFLAKE_1	96	ADR FUNCTION
23	SKL-D UART, JTAG, SVID	60	SNOWFLAKE_2	97	PWR/RST BTN LOGIC
24	SKL-D MISC	61	SNOWFLAKE_3	98	TPM
25	SKL-D GPP	62	LIQUID PUMP CONNECTOR	99	SCREW/TP
∠o 27	SKL-D CLK	63	VOLTAGE MONITOR		
2/	SKL-D TEST,MISC,SMBUS	64 65	M.2 SMBUS MUX		
20	SKL-D POWER(1)	66	CMRIIC TCOLATOD		
30	SKI-D GND<1>	67	The 1st M 2 CONN		
31	SKI,-D GND<2>	68	The 2nd M.2 CONN		
32	SKL-D NA	69	The 0th M.2 CONN (boot drive)	ı	
33	SKL-D PU/PD	70	SGPIO		
34	CPU SIDE BAND: HW STRAPS	71	BMC REMOTE DEBUG[1]		
35	STRAP HEADER	72	BMC REMOTE DEBUG[2]		
36	MERGED XDP 1 OF 2	73	P5V STBY		
37	MERGED XDP 2 OF 2	74	P3V3_STBY		


PAGE INDEX


Facebook Confidential Twin Lakes Doc Number & QOOD PAGE INDEX W0.32 PAGE INDEX Size B Date: Thursday, June 14, 2018 Sheet 2 of 99












































DESIGN NOTE : Co-layout C211, C212 with C188, C189. (1) Stuff C211 and C212. Unstuff C188 , C189 for SATA (2) Stuff C188 , C189. Unstuff C211 and C212 for PCIe.(default) PSE\_MZ\_1\_TX\_DP-ds [67]
- PSE\_MZ\_1\_TX\_DP-ds [68]
- PSE\_MZ\_2\_TX\_DP-ds [68]
- PSE\_MZ\_1TX\_DP-ds [68]
- PSE\_MZ\_MZ\_MD-ds [68]
- PSE\_MZ\_MZ\_MD-ds [68]
- PSE\_MZ\_MD-ds [68]
- P [67] P3E\_M2\_1\_RX\_DN<3> [67] P3E\_M2\_1\_RX\_DN<2> [67] P3E\_M2\_1\_RX\_DN<1> [67] P3E\_M2\_1\_RX\_DN<0> [68] P3E\_M2\_2\_RX\_DN<3> [68] P3E\_M2\_2\_RX\_DN<2> (68) P3E M2 2 RX, DN</br>
(68) P3E M2 2 RX, DN</br>
(68) P3E M2 2 RX, DN</br>
(54) P3E M2 2 RX, DN</br>
(54) P3E 1 RX, DN</br> DESIGN NOTE : Polarity inversion at RX side. \*\* PSE\_1T, TX, DPA0 [64]


\*\*PSE\_ME\_1 TX, DPA0 [64]


\*\*PSE\_ME\_1 TX, DNA0 [67]


\*\*PSE\_ME\_1 TX, DNA0 [67]


\*\*PSE\_ME\_2 TX, DNA0 [67] [67] P3E\_M2\_1\_RX\_DP<3> [67] P3E\_M2\_1\_RX\_DP<2> [67] P3E\_M2\_1\_RX\_DP<1> [67] P3E\_M2\_1\_RX\_DP<0> [68] P3E\_M2\_2\_RX\_DP<3> AHB PEZ RX DN11
ALI1 PEZ RX DN10
ALI1 PEZ RX DN10
AP13 PEZ RX DN9
ARB PEZ RX DN9
ARB PEZ RX DN9
ARB PEZ RX DN9
AVI PEZ RX DN5
AVI PEZ RX DN5
AVI PEZ RX DN5
BAT5 PEZ RX DN2
BBT5 PEZ RX DN0 PE2\_TX\_DN11
PE2\_TX\_DN10
PE2\_TX\_DN9
PE2\_TX\_DN9
PE2\_TX\_DN9
PE2\_TX\_DN7
PE2\_TX\_DN6
PE2\_TX\_DN6
PE2\_TX\_DN6
PE2\_TX\_DN4
PE2\_TX\_DN4
PE2\_TX\_DN4
PE2\_TX\_DN1
PE2\_TX\_DN1
PE2\_TX\_DN1 [68] P3E.M2, 2, RX, DP
 P3E.M2, 2, RX, DP
 P3E.D
 P3E PSE 6 TX DP-04 (SS)
PSE 6 TX DP-04 (SS)
PSE 6 TX DP-14 (SS)
PSE 6 TX DP-12 (SS)
PSE 3 TX DP-14 (SS)
PSE 4 TX DP-14 (SS)
PSE 4 TX DP-14 (SS)
PSE 5 TX DP-14 (SS) [55] P3E\_6\_RX\_DN<0>
[55] P3E\_6\_RX\_DN<1>
[55] P3E\_6\_RX\_DN<2>
[55] P3E\_6\_RX\_DN<3>
[55] P3E\_3\_RX\_DN<0>
[55] P3E\_3\_RX\_DN<0>
[55] P3E\_3\_RX\_DN<0>
[55] P3E\_3\_RX\_DN<2> [55] P3E\_5\_RX\_DN<3> PE1\_RX\_DP0 PE1\_TX\_DP0 P3E\_5\_TX\_DP<3> [55] BN15 PET BX DIVID
BM13 PET BX DIVID
BM13 PET BX DIVID
BM13 PET BX DIVID
BM13 PET BX DIVID
BM14 PET BX DIVID
BM15 PET BX DIVID
BM14 PET BX DIVID
BM14 PET BX DIVID
BM15 PET BX DIVID
BM15 PET BX DIVID
BM16 PET BX DIVID PRE 5, TX, DPA 26 (57)
PRE 6, TX, DNA 16 (58)
PRE 6, TX, DNA 16 (58)
PRE 6, TX, DNA 16 (58)
PRE 6, TX, DNA 26 (58)
PRE 6, TX, DNA 26 (58)
PRE 3, TX, DNA 26 (58)
PRE 4, TX, DNA 26 (58)
PRE 4, TX, DNA 26 (58)
PRE 4, TX, DNA 26 (58)
PRE 6, TX, DNA 26 (58)
PRE 6, TX, DNA 26 (58)
PRE 5, TX, DNA 26 (58) [55] P3E .6. RX .DP-25 [55] P3E .6. RX .DP-35 [55] P3E .3. RX .DP-45 [55] P3E .4. RX .DP-45 [55] P3E .4. RX .DP-45 [55] P3E .4. RX .DP-25 [55] P3E .4. RX .DP-25 [55] P3E .5. RX .DP-45 [55] P3E .5. RX .DP-25 [55] P3E .5. RX .DP-25 0.22UF X5R 6.3V C0201 20% PCIE5\_GBE\_TXP PCIE4\_GBE\_TXP PCIE5\_GBE\_TXN PCIE4\_GBE\_TXN R910 PCIES\_GBE\_RXP
PCIES\_GBE\_RXN
PCIES\_GBE\_RXN
PCIE4\_GBE\_RXN 100 1/20W 1% R0201 RSVD\_BU96 RSVD\_BT94 100 1/20W EXTCLKP BU92 EXTCLKN BT91 PCIEUP\_RCOMPP PCIEUP\_RCOMPN PCIE\_RCOMPP PCIE\_RCOMPN R0201 CAD NOTE :


R910 nad R911 PLACE UNDER SOC CAVITY AREA



































BLANK Facebook Confidential Twin Lakes | Size C | Delte: Thurs SKL-D NA












## PCH XDP TERMINATIONS




## CPU0 XDP TERMINATIONS











Facebook Confidential Twin Lakes Size CI Date: Thu









































































































### P5V\_STBY Design specification

Output Voltage = 5V± 5 %
Output Ripple & Noise : ± 0 5 %
Transient Tolerance = 500mV
TDC = 0.2A
Max current =0.2A
Current step=0.1A
Over-Current Protection(IC rating) = 2.6A
Slew Rate = 0.1 A/us
Work Frequency = 800kHZ
Efficiency > 80% @TDC




P5V\_STBY

Facebook Confidential Twin Lakes
Size B Date: Thursday, June 14

 Project
 Doc Number 
 Rev V0.32


 Twin Lakes
 Page Title P5V STBY
 P5V STBY

 Size B | Date: Thursday, June 14, 2018
 Sheet 73 of 99



### P1V8\_PCH\_STBY Design SPECIFICATION

OUTPUT VOLTAGE=1.8V
OUTPUT RIPPLE=+/-18MV
TRANSIENT TOLERANCE=+/-90MV
TDC=0.65A
MAX CURRENT=1A
OVER CURRENT PROTECTION(IC RATING)=2.6A
CURRENT STEP=0.35A
SLEW RATE=8A/US
WORK FREQUENCY=800KHZ
Efficiency > 80% @TDC



#### **DESIGN NOTE:**

To workaround a voltage leakage issue on P1V8\_PCH\_STBY power rail then cause over voltage protection.


#### Workaround :


- 1. Change PC3123 to a bleeding 100ohm 0805 resistor.
- 2. Change PC3125 to 47uF 0805 4V X6S capacitor.

P1V8 PCH STBY


Facebook Confidential | Project Twin Lakes | Doc Number | CDOC> | Page Title | P1V8 | PCH | STBY | Size B | Date: Thursday, June 14, 2018 | Sheet 75 of 99

3








# Design Note Max Loading: 15.5A





Create one pin from CPLD should be a delay version on FM\_PS\_EN





























## P1V05\_PCH\_STBY PHASE



## Design Note:

If you want to achieve +/- 3mV ripple voltage to meet Intel PDG when use KR interface. 1.PC4853 pop 470uF 2.PC5017,PC4855, PC4857, C702, PC4995, PC4996,C701. PC4997 pop 100uF/0805/X6S''





BLANK  $\boxed{F_{acebook}Confidential}^{\frac{Project}{Twin \ Lakes}}$ PVCCIN & PVCCSA[3]

## PVCCSA PHASE

