Yosemite V2 **BASEBOARD**

Facebook Confidential Froject F09 Baseboard_fab4 Size B | Date: Wednesday, Jun

Rev V4.00

INDEX

1 Cover Page	33 BMC 2 OF 4
2 Page Index	34 BMC 3 OF 4
3 Board Block Diagram	35 BMC 4 OF 4
4 SMBus Block Diagram	36 BMC PULL UP
5 Reset Block Diagram	37 FAST_THROTTLE_N
6 Clock Block Diagram	38 BMC HW STRAPPING
7 Power Block Diagram	39 BMC DDR4 SDRAM
8 Power Sequence SYSTEM	40 VGA
9 UART Topology	41 VGA PCIe Mux
10 Adapter Board CONN Pin mapping	42 BMC SPI FLASH
11 Adapter Board CONN	43 BMC VOLTAGE SENSOR
12 Slot1 x16 conn - Primary	44 TEMP SENSOR & FRU
13 Slot1 Bilateral switch	45 USB MUX
14 Slot1 x16 conn - Extension	46 USB HUB
15 Slot2 x16 conn - Primary	47 USB3.0 CONN
16 Slot2Bilateral switch	48 PWR/SYSTEM_ID LED
17 Slot2 x16 conn - Extension	49 PWR/RST/SELECT BUTTON
18 Slot3 x16 conn - Primary	50 DEBUG
19 Slot3 Bilateral switch	51 UART
20 Slot3 x16 conn - Extension	52 FAN CONN
21 Slot4 x16 conn - Primary	53 HOT SWAP CONTROLLER
22 Slot4Bilateral switch	54 POWER CONN
23 Slot4 x16 conn - Extension	55 Power Side Band
24 Clock Buff	56 VR P5V_STBY & P3V3_STBY
25 Slot1 Power Switch	57 VR P2V5_BMC_STBY
26 Slot2 Power Switch	58 VR P1V2_BMC_STBY
27 Slot3 Power Switch	59 VR P1V15_STBY
28 Slot4 Power Switch	60 P3V3 Power Switch
29 BMC RESET	61 VR P1V8_STBY
30 PWR/RST BTN BUFFER	62 SMBus MUX
31 OCP MEZZ Card NIC SMB/MDC MUX	63 100MHz Clock MUX
32 BMC 1 OF 4	64 TPM
	<variant name=""></variant>


65 Mechanical 66 DELTAL-L 67 TDR 68 PCIE Diagram 69 Dummy Symbol


Page Index


Facebook Confidential Project F09 Baseboard_fab4 Size B Date: Thursday, June 1


Rev V4.00


Yosemite V2 Block Diagram V0.03


















	1 0	9	8	7	6	5	4	3	2	1	
М	No Pin		No Pin		No Pin		No Pin		No Pin		М
L	PE_SLOT1_0_ RX3 N	G N D	PE_SLOT1_0_ RX1 N	G N D	K R _ S L O T 1 _ R X 0 N	G N D	P E _ S L O T 3 _ 0 _ T X 2 N	G N D	P E _ S L O T 3 _ 0 _ T X 0 N	G N D	L
к	P E _ S LO T 1 _ 0 _ R X 3 _ P	P E _ S L O T 1 _ 0 _ T X 2 _ N	P E _ S L O T 1 _ 0 _ R X 1 _ P	P E _ S L O T 1 _ 0 _ T X 0 _ N	K R _ S L O T 1 _ R X 0 _ P	P E _ S L O T 3 _ 0 _ T X 3 _ N	P E _ S L O T 3 _ 0 _ T X 2 _ P		P E _ S L O T 3 _ 0 _ T X 0 _ P	K R _ S L O T 3 _ T X 0 _ N	К
J	G N D	P E _ S L O T 1 _ 0 _ T X 2 _ P	G N D	P E _ S L O T 1 _ 0 _ T X 0 _ P	G N D	P E _ S L O T 3 _ 0 _ T X 3 _ P	G N D	P E _ S L O T 3 _ 0 _ T X 1 _ P	G N D	K R _ S L O T 3 _ T X 0 _ P	J
ı	P E _ S L O T 1 _ 0 _ T X 3 _ N	G N D	P E _ S L O T 1 _ 0 _ T X 1 _ N	G N D	K R _ S L O T 1 _ T X 0 _ P	G N D	P E _ S L O T 3 _ 0 _ R X 2 _ N	G N D	P E _ S L O T 3 _ 0 _ R X 0 _ N	G N D	ı
н	P E _ S L O T 1 _ 0 _ T X 3 _ P	P E _ S L O T 1 _ 0 _ R X 2 _ N	P E _ S L O T 1 _ 0 _ T X 1 _ P	P E _ S L O T 1 _ 0 _ R X 0 _ N	K R _ S L O T 1 _ T X 0 _ N	P E _ S L O T 3 _ 0 _ R X 3 _ N			P E _ S L O T 3 _ 0 _ R X 0 _ P	K R _ S L O T 3 _ R X 0 _ N	Н
G	GND	P E _ S L O T 1 _ 0 _ R X 2 _ P	G N D	P E _ S L O T 1 _ 0 _ R X 0 _ P	G N D	P E _ S L O T 3 _ 0 _ R X 3 _ P	G N D	P E _ S L O T 3 _ 0 _ R X 1 _ P	G N D	K R _ S L O T 3 _ R X 0 _ P	G
F	P 1 2 V _ S T B Y	G N D	M EZZ_PRSNTI D_A_SEL_N	G N D	SMB_MEZZ_N IC_DAT_MDI O	G N D	C	G N D	B M C _ N C S I _ R M I I _ T X D _ 1	G N D	F
Е	P 1 2 V _ S T B Y	P 1 2 V _ S T B Y	M EZZ_PRSNTI D B SEL N	M EZZ_PRSNT A 2 N		SMB_MEZZ_S MDATA	CLK_PE_SLOT1_ O_REFCLK_N		BMC_NCSI_R MII TXD 0	BMC_NCSI_R MII RXD 1 R	E
D	GND	P 1 2 V _ S T B Y	G N D	M EZZ_PRSNT B2 N	G N D	SMB_MEZZ_S MCLK	G N D	C	G N D	BMC_NCSI_R MII RXD 0 R	D
С	P 1 2 V _ S T B Y	G N D	P 3 V 3 _ S T B Y	G N D	LAN_3V3STB_ ALERT_N	G N D	DEBUG_RST_B TN_N	G N D	B M C _ N C S I _ R M I I _ T X _ E N	G N D	С
В	P 1 2 V _ S T B Y	P 1 2 V _ S T B Y	P 3 V 3 _ S T B Y	P 3 V 3 _ S T B Y	PCIE_WAKE_ N	R S T _ N 3 _ N	FM_UART_SW ITCH_N	_	R E F C L K _ 5 0 M H z _ R M II _ M E Z Z	B M C _ N C S I _ R M II _ C S R _ D V _ R	В
Α	G N D	P 1 2 V _ S T B Y	G N D	P 3 V 3 _ S T B Y	G N D	R S T _ N 1 _ N	G N D	D E B U G _ P O R T _ V 1 _ U A R T _ 5 V R X	G N D	B M C _ N C S I _ R M I I _ R X _ E R _ R	А
	1 0	9	8	7	6	5	4	3	2	1	


	1.0				6	I _	Ι		Τ .	T .	
	1 0	9	8	7	6	5	4	3	2	1	
М	No Pin		No Pin		No Pin		No Pin		No Pin		M
L	P E _ S L O T 2 _ 0 _ T X 3 _ P	G N D	P E _ S L O T 2 _ 0 _ T X 1 _ P	G N D	K R _ S L O T 2 _ T X 0 _ N	GND	P E _ S L O T 4 _ 0 _ T X 2 _ P	G N D	P E _ S L O T 4 _ 0 _ R X 0 _ P	G N D	L
K	P E _ S L O T 2 _ 0 _ T X 3 _ N	P E _ S L O T 2 _ 0 _ T X 2 _ P	P E _ S L O T 2 _ 0 _ T X 1 _ N	P E _ S L O T 2 _ 0 _ T X 0 _ P	K R _ S L O T 2 _ T X 0 P			P E _ S L O T 4 _ 0 _ R X 1 _ P	P E _ S L O T 4 _ 0 _ R X 0 _ N	K R _ S L O T 4 _ R X 0 P	K
J	GND	P E _ S L O T 2 _ 0 _ T X 2 _ N	GND	P E _ S L O T 2 _ 0 _ T X 0 _ N	G N D	P E _ S L O T 4 _ 0 _ T X 3 _ N	GND	P E _ S L O T 4 _ 0 _ R X 1 _ N	GND	K R _ S L O T 4 _ R X 0 _ N	J
ı	P E _ S L O T 2 _ 0 _ R X 3 _ P	G N D	P E _ S L O T 2 _ 0 _ R X 1 _ P	GND	K R _ S L O T 2 _ R X 0 _ N	G N D	P E _ S L O T 4 _ 0 _ R X 2 _ P	G N D	P E _ S L O T 4 _ 0 _ T X 0 _ P	GND	ı
н	P E _ S L O T 2 _ 0 _ R X 3 N	P E _ S L O T 2 _ 0 _ R X 2 _ P	P E _ S L O T 2 _ 0 _ R X 1 N	P E _ S L O T 2 _ 0 _ R X 0 _ P	K R _ S L O T 2 _ R X 0 P			P E _ S L O T 4 _ 0 _ T X 1 _ P	P E _ S L O T 4 _ 0 _ T X 0 _ N	K R _ S L O T 4 _ T X 0 P	н
G	GND	P E _ S L O T 2 _ 0 _ R X 2 _ N	G N D	P E _ S L O T 2 _ 0 _ R X 0 _ N	G N D	P E _ S L O T 4 _ 0 _ R X 3 _ N	G N D	P E _ S L O T 4 _ 0 _ T X 1 _ N	GND	K R _ S L O T 4 _ T X 0 _ N	G
F	P 5 V _ S T B Y	G N D	LED_POSTCO DE 0	G N D	P W R _ B T N _ N _ R 1	G N D	P 3 V 3	G N D	R S T _ N 4 _ N	G N D	F
E	P 5 V _ S T B Y	P 5 V _ S T B Y	LED_POSTCO DE_1	LED_POSTCODE	R S T _ B T N _ N _ R 1	P 3 V 3	P 3 V 3	P 3 V 3	R S T _ N 2 _ N	C L K _ P E _ S L O T 2 _ O _ R E F C L K _ P	E
D	G N D	P 5 V _ S T B Y	GND	LED_POSTCODE _3	G N D	P 3 V 3	GND	P 3 V 3	SLED_SEATED _N	C L K _ P E _ S L O T 2 _ O _ R E F C L K _ N	D
С	HAND_SW_ID	G N D	P 5 V _ S T B Y	GND	LED_POSTCO DE_6	G N D	P 3 V 3	G N D	P 3 V 3	GND	С
В	HAND_SW_ID	HAND_SW_ID 4	P 5 V _ S T B Y	LED_POSTCODE _4	LED_POSTCO DE_7	P 3 V 3	P 3 V 3	P 3 V 3	P 3 V 3	C L K _ P E _ S L O T 4 _ 0 _ R E F C L K _ P	В
Α	GND	H A N D _ S W _ I D 8	G N D	LED_POSTCODE _5	G N D	P 3 V 3	G N D	P 3 V 3	GND	C L K _ P E _ S L O 4 0	А
	1 0	9	8	7	6	5	4	3	2	1	


Facebook Confidential Frog Baseboard_fab4 Doc Number Rev (400) Page Tile Adaptive Board Doc Number (400) Page Tile Adaptive Board Doc Number (400) Page Tile Adaptive Board CONN Pri algoritor (400)


Adapter Board CONN Pin mapping





































































































































VR P5V_STBY & P3V3_STBY

Facebook Confidential F09 Baseboard_fab4

Project
F09 Baseboard_fab4
Size Culstonate: Thursday, June 14, 2018
Doc Number

CD0C>
Policy
Project

Doc Number

CD0C>
Policy
Project

STBY & P3V


STBY & P3V

Sheet 56


Rev V4.00


Design specification


Output Voltage = 2.5V± - 5 %
Output Ripple & Noise ± 0.5 %
Transient Tolerance = 250mV
Max current = 0.3A
PD = (3.3V - 2.5V) * 0.3A = 0.24W



VR P2V5_BMC_STBY








P1V8 Design specification


Output Voltage = 1.8V± 5 % Output Ripple & Noise ± 1 % Transient Tolerance = 180mV TDC = 0.3AMax current = 0.3AOver-Current Protection(IC Rating) = 2.6A Current Step = 0.25A Slew Rate = 0.25A/us Work frequency = 800KHZ Efficiency > 80% @TDC





VR P1V8_STBY


Facebook Confidential FO9 Baseboard_fab4 Size B Date: Thursday, June 14, 201

Rev V4.00











5 INCH





10 INCH




DELTA-L

Facebook Confidential From Baseboard fab4 Size B Date: Thursday, June 14, 2018 Sheet 66 of 69







Facebook Confidential | Project | Foo Baseboard_fab4 | Doc Namber | Project Diagram | FACE | Food Baseboard_fab4 | Project Diagram | FACE | FA

5	4	3	2	1
QUANTA_LOGO	WEEE	PB-E1	PCBA_LABEL	BMC AMI LABEL
DM1 DUMMY_SYMBOL X	DM2 DUMMY_SYMBOL	DM3 DUMMY_SYMBOL	DM6 DUMMY_SYMBOL X	DM4 DUMMY_SYMBOL
D QUANTA_LOGO_7X26	WEEE	PB-E1_SMALL	PCBA_LABEL_15X5	BIOS-BMCLABEL_10-5X10-5
BARCODE	PCB_VENDER_LOGO	Laser Mark	CE Logo	
		DM8	CE LOGO	UL Logo
DM7	DM5	DUMMY_SYMBOL X LASER_MARK_LABELS_10X10B		
DUMMY_SYMBOL * BARCODE_20X6	PCB_VENDOR_LOGO_15X8	DM9 DUMMY_SYMBOL	DM11 DUMMY_SYMBOL	DM12 DUMMY_SYMBOL C
DM10 DUMMY_SYMBOL	1 35_4213501_2500_1510	LASER_MARK_LABELS_10X60T	CE_LOGO_5.8X5.08	UL_LOGO_E142692_7.3X4.4
BARCODE_20X6				
В				В
A				<u></u>
		<variant na<="" td=""><td>ne></td><td></td></variant>	ne>	
Foodback Confidence of the Con				t Doc Number Rev V4.00 Page Title Dummy Symbol V4.00 Page Title Dummy Symbol V4.00 V4.00
Pacebook Confidential Syllbox Size B Date: Thursday, June 14, 2018 Sheet 69 of 69				