

# Yosemite v2

## BASEBOARD

<Variant Name>

<b>Facebook Confidential</b>		Project	Doc Number	Rev
		F09 Baseboard_fab4	<Doc>	V4.00
Size B	Date: Wednesday, June 20, 2018	Page Title	Cover Page	Sheet 1 of 69

# INDEX


1 Cover Page	33 BMC 2 OF 4	65 Mechanical
2 Page Index	34 BMC 3 OF 4	66 DELTAL-L
3 Board Block Diagram	35 BMC 4 OF 4	67 TDR
4 SMBus Block Diagram	36 BMC PULL UP	68 PCIE Diagram
5 Reset Block Diagram	37 FAST_THROTTLE_N	69 Dummy Symbol
6 Clock Block Diagram	38 BMC HW STRAPPING	
7 Power Block Diagram	39 BMC DDR4 SDRAM	
8 Power Sequence SYSTEM	40 VGA	
9 UART Topology	41 VGA PCIe Mux	
10 Adapter Board CONN Pin mapping	42 BMC SPI FLASH	
11 Adapter Board CONN	43 BMC VOLTAGE SENSOR	
12 Slot1 x16 conn - Primary	44 TEMP SENSOR & FRU	
13 Slot1 Bilateral switch	45 USB MUX	
14 Slot1 x16 conn - Extension	46 USB HUB	
15 Slot2 x16 conn - Primary	47 USB3.0 CONN	
16 Slot2Bilateral switch	48 PWR/SYSTEM_ID LED	
17 Slot2 x16 conn - Extension	49 PWR/RST/SELECT BUTTON	
18 Slot3 x16 conn - Primary	50 DEBUG	
19 Slot3 Bilateral switch	51 UART	
20 Slot3 x16 conn - Extension	52 FAN CONN	
21 Slot4 x16 conn - Primary	53 HOT SWAP CONTROLLER	
22 Slot4Bilateral switch	54 POWER CONN	
23 Slot4 x16 conn - Extension	55 Power Side Band	
24 Clock Buff	56 VR P5V_STBY & P3V3_STBY	
25 Slot1 Power Switch	57 VR P2V5_BMC_STBY	
26 Slot2 Power Switch	58 VR P1V2_BMC_STBY	
27 Slot3 Power Switch	59 VR P1V15_STBY	
28 Slot4 Power Switch	60 P3V3 Power Switch	
29 BMC RESET	61 VR P1V8_STBY	
30 PWR/RST BTN BUFFER	62 SMBus MUX	
31 OCP MEZZ Card NIC SMB/MDC MUX	63 100MHz Clock MUX	
32 BMC 1 OF 4	64 TPM	

<Variant Name>


**Facebook Confidential**

Project	Doc Number	Rev
F09 Baseboard_fab4	<Doc>	V4.00
Size B	Page Title	Page Index
Date: Thursday, June 14, 2018	Sheet 2	of 69

# Yosemite V2 Block Diagram V0.03




Yosemite V2 SMB Diagram V0.02



SMBus Block Diagram

# Reset Block Diagram V.03




Reset Block Diagram

<Variant Name>

Facebook Confidential

Project	F09 Baseboard_fab4	Doc Number	<Doc>	Rev	V4.00
Page Title	Reset Block Diagram	Sheet	5	of	69
Date:	Thursday, June 14, 2018				

# Clock Diagram V0.4




## Clock Block Diagram

<Variant Name>

Facebook Confidential

Project	F09 Baseboard_fab4	Doc Number	<Doc>	Rev	V4.00
Page Title	Clock Block Diagram	Page Title	Clock Block Diagram	Sheet	6 of 69
Size	B	Date	Thursday, June 14, 2018		

# Power Block Diagram V0.2




Power rail	COND1	
(units: mA)	mean	max
Core 1.15V power	495	619
DDR3 1.35V power (Include DRAM)	394	501
DDR4 1.20V power (Include DRAM)	395	495
3.3V power PV33D/LPVDD	20	21
3.3V power R1VDD/R2VDD	16	17
3.3V power PLLAV33/MPLLAV33	6	7
3.3V power VPLLAV33	2	3
3.3V power ADCAV33	2	3
3.3V power DACAV33/DACDV33	60	61
Chip total power (DDR3, Watt)	1.46	1.76
Chip total power (DDR4, Watt)	1.40	1.68

Facebook Confidential

Project	Doc Number	Rev
F09 Baseboard_fab4	<Doc>	V4.00
Size B	Page Title	Sheet 7 of 69
Date: Thursday, June 14, 2018	Power Block Diagram	

Power Sequence SYSTEM V0.5



Power Sequence SYSTEM


<Variant Name>

Facebook Confidential

Project	F09 Baseboard_fab4	Doc Number	<Doc>	Rev	V4.00
Page Title	Power Sequence SYSTEM	Sheet	8	of	69
Date:	Thursday, June 14, 2018				







# UART Topology v0.2






J35 Rev13											
	10	9	8	7	6	5	4	3	2	1	
M	No Pin		No Pin		No Pin		No Pin		No Pin		M
L	PE_SLOT1_0_RX3_N	GND	PE_SLOT1_0_RX1_N	GND	KR_SLOT1_RX0_N	GND	PE_SLOT3_0_TX2_N	GND	PE_SLOT3_0_TX0_N	GND	L
K	PE_SLOT1_0_RX3_P	PE_SLOT1_0_TX2_N	PE_SLOT1_0_RX1_P	PE_SLOT1_0_TX0_N	KR_SLOT1_RX0_P	PE_SLOT3_0_TX3_N	PE_SLOT3_0_TX2_P	PE_SLOT3_0_TX1_N	PE_SLOT3_0_TX0_P	KR_SLOT3_TX0_N	K
J	GND	PE_SLOT1_0_TX2_P	GND	PE_SLOT1_0_TX0_P	GND	PE_SLOT3_0_TX3_P	GND	PE_SLOT3_0_TX1_P	GND	KR_SLOT3_TX0_P	J
I	PE_SLOT1_0_TX3_N	GND	PE_SLOT1_0_TX1_N	GND	KR_SLOT1_TX0_P	GND	PE_SLOT3_0_RX2_N	GND	PE_SLOT3_0_RX0_N	GND	I
H	PE_SLOT1_0_TX3_P	PE_SLOT1_0_RX2_N	PE_SLOT1_0_TX1_P	PE_SLOT1_0_RX0_N	KR_SLOT1_TX0_N	PE_SLOT3_0_RX3_N	PE_SLOT3_0_RX2_P	PE_SLOT3_0_RX1_N	PE_SLOT3_0_RX0_P	KR_SLOT3_RX0_N	H
G	GND	PE_SLOT1_0_RX2_P	GND	PE_SLOT1_0_RX0_P	GND	PE_SLOT3_0_RX3_P	GND	PE_SLOT3_0_RX1_P	GND	KR_SLOT3_RX0_P	G
F	P12V_STBY	GND	MEZZ_PRSENT1_D_A_SEL_N	GND	SMB_MEZZ_N_IC_DAT_MDI_O	GND	CLK_PE_SLOT1_0_REFCLK_P	GND	BMC_NCSI_RMII_TXD_1	GND	F
E	P12V_STBY	P12V_STBY	MEZZ_PRSENT1_D_B_SEL_N	MEZZ_PRSENT1_A2_N	SMB_MEZZ_N_IC_CLK_MDC	SMB_MEZZ_S_MDATA	CLK_PE_SLOT1_0_REFCLK_N	CLK_PE_SLOT3_0_REFCLK_P	BMC_NCSI_RMII_TXD_0	BMC_NCSI_RMII_RXD_1_R	E
D	GND	P12V_STBY	GND	MEZZ_PRSENT1_B2_N	GND	SMB_MEZZ_S_MCLK	GND	CLK_PE_SLOT3_0_REFCLK_N	GND	BMC_NCSI_RMII_RXD_0_R	D
C	P12V_STBY	GND	P3V3_STBY	GND	LAN_3V3STB_ALERT_N	GND	DEBUG_RST_BTN_N	GND	BMC_NCSI_RMII_TX_EN	GND	C
B	P12V_STBY	P12V_STBY	P3V3_STBY	P3V3_STBY	PCIE_WAKE_N	RST_N3_N	FM_UART_SWITCH_N	DEBUG_PORT_V1_UART_TX	REFCLK_50MHz_RMII_MEZZ	BMC_NCSI_RMII_CSR_DV_R	B
A	GND	P12V_STBY	GND	P3V3_STBY	GND	RST_N1_N	GND	DEBUG_PORT_V1_UART_5V_RX	GND	BMC_NCSI_RMII_RX_ER_R	A
	10	9	8	7	6	5	4	3	2	1	

J38 Rev13											
	10	9	8	7	6	5	4	3	2	1	
M	No Pin		No Pin		No Pin		No Pin		No Pin		M
L	PE_SLOT2_0_TX3_P	GND	PE_SLOT2_0_TX1_P	GND	KR_SLOT2_TX0_N	GND	PE_SLOT4_0_TX2_P	GND	PE_SLOT4_0_RX0_P	GND	L
K	PE_SLOT2_0_TX3_N	PE_SLOT2_0_TX2_P	PE_SLOT2_0_TX1_N	PE_SLOT2_0_TX0_P	KR_SLOT2_TX0_P	PE_SLOT4_0_TX3_P	PE_SLOT4_0_TX2_N	PE_SLOT4_0_RX1_P	PE_SLOT4_0_RX0_N	KR_SLOT4_RX0_P	K
J	GND	PE_SLOT2_0_TX2_N	GND	PE_SLOT2_0_TX0_N	GND	PE_SLOT4_0_TX3_N	GND	PE_SLOT4_0_RX1_N	GND	KR_SLOT4_RX0_N	J
I	PE_SLOT2_0_RX3_P	GND	PE_SLOT2_0_RX1_P	GND	KR_SLOT2_RX0_N	GND	PE_SLOT4_0_RX2_P	GND	PE_SLOT4_0_TX0_P	GND	I
H	PE_SLOT2_0_RX3_N	PE_SLOT2_0_RX2_P	PE_SLOT2_0_RX1_N	PE_SLOT2_0_RX0_P	KR_SLOT2_RX0_P	PE_SLOT4_0_RX3_P	PE_SLOT4_0_RX2_N	PE_SLOT4_0_TX1_P	PE_SLOT4_0_TX0_N	KR_SLOT4_TX0_P	H
G	GND	PE_SLOT2_0_RX2_N	GND	PE_SLOT2_0_RX0_N	GND	PE_SLOT4_0_RX3_N	GND	PE_SLOT4_0_TX1_N	GND	KR_SLOT4_TX0_N	G
F	P5V_STBY	GND	LED_POSTCODE_0	GND	PWR_BTN_N_R1	GND	P3V3	GND	RST_N4_N	GND	F
E	P5V_STBY	P5V_STBY	LED_POSTCODE_1	LED_POSTCODE_2	RST_BTN_N_R1	P3V3	P3V3	P3V3	RST_N2_N	CLK_PE_SLOT2_0_REFCLK_P	E
D	GND	P5V_STBY	GND	LED_POSTCODE_3	GND	P3V3	GND	P3V3	SLED_SEATED_N	CLK_PE_SLOT2_0_REFCLK_N	D
C	HAND_SW_ID_1	GND	P5V_STBY	GND	LED_POSTCODE_6	GND	P3V3	GND	P3V3	GND	C
B	HAND_SW_ID_2	HAND_SW_ID_4	P5V_STBY	LED_POSTCODE_4	LED_POSTCODE_7	P3V3	P3V3	P3V3	P3V3	CLK_PE_SLOT4_0_REFCLK_P	B
A	GND	HAND_SW_ID_8	GND	LED_POSTCODE_5	GND	P3V3	GND	P3V3	GND	CLK_PE_SLOT4_0_REFCLK_N	A
	10	9	8	7	6	5	4	3	2	1	









Design Note

OE :	A	Y
L :	L	L
L :	H	H
H :	X	Z



Design Note


OE :	A	Y
L :	L	L
L :	H	H
H :	X	Z



DE NOTE:  
LOW Voltage Tigger Circuit:  
ADR Trigger Trip 10.9V

BOM Note : R1924 Mfr PN: RTT022673BTH  
267K/ 0402/ 0.1%

# Slot1 Bilateral switch



DON'T EXIT AT MONO LAKE.

DON'T EXIT AT MONO LAKE.

# Slot1 X16 conn - Extension



<Variant Name>

Facebook Confidential

Project	Doc Number	Rev
F09 Baseboard_fab4	<Doc>	V4.00
Size	Page Title	Sheet 14 of 69
State	Thursday, June 14, 2018	







## slot2 Bilateral switch


<Variant Name>




Facebook Confidential

Project	F09 Baseboard_fab4	Doc Number	<Doc>	Rev	V4.00
Size	C1	Date	Thursday, June 14, 2018	Page Title	Slot2Bilateral switch
				Sheet	16 of 69










Design Note  
OE : A Y  
L : L L  
L : H H  
H : X Z

Design Note  
OE : A Y  
L : L L  
L : H H  
H : X Z

<Variant Name>

Facebook Confidential

Project	F09 Baseboard_fab4	Doc Number	<Doc>	Rev	V4.00
Size	C1	Date	Thursday, June 14, 2018	Page Title	Slot3 Bilateral switch
				Sheet	19 of 69



DON'T EXIT AT MONO LAKE.



<Variant Name>

Facebook Confidential

Project	F09 Baseboard_fab4	Doc Number	Rev
Size	C1491	Page Title	Slot3 x16 conn - Extension
Date	Thursday, June 14, 2018	Sheet	20 of 69

slot3 X16 conn - Extension






# Slot4 Bilateral switch

<Variant Name>

Facebook Confidential

Project	F09 Baseboard_fab4	Doc Number	<Doc>	Rev	V4.00
Size	Cjst	Date	Thursday, June 14, 2018	Page Title	Slot4Bilateral switch
				Sheet	22 of 69










OCP: 20A  
I= 50 mV/ 2.5 m ohm  
=20A




<Variant Name>

**Facebook Confidential**

Project	F09 Baseboard_fab4
---------	--------------------

Doc Number <Doc>		Rev V4.00	
Page Title Slot1 Power Switch			
2018		Sheet 25 of 69	

OCP: 20A  
 $I = 50 \text{ mV} / 2.5 \text{ m ohm}$   
 $= 20A$




<Variant Name>

Facebook Confidential

Project	Doc Number	Rev
F09 Baseboard_fab4	<Doc>	V4.00
Size B	Page Title	Sheet 26 of 69
Date: Thursday, June 14, 2018	Slot2 Power Switch	

Slot2 Power Switch

OCP: 20A  
 $I = 50 \text{ mV} / 2.5 \text{ m ohm}$   
 $= 20\text{A}$




<Variant Name>

Facebook Confidential

Project	Doc Number	Rev
F09 Baseboard_fab4	<Doc>	V4.00
Size B	Page Title	Sheet 27 of 69
Date: Thursday, June 14, 2018	Slot3 Power Switch	

Slot3 Power Switch

OCP: 20A  
 $I = 50 \text{ mV} / 2.5 \text{ m ohm}$   
 $= 20\text{A}$




<Variant Name>

Facebook Confidential

Project	Doc Number	Rev
F09 Baseboard_fab4	<Doc>	V4.00
Size B	Page Title	Sheet 28 of 69
Date: Thursday, June 14, 2018	Slot4 Power Switch	





Slot4 Power Switch



# BMC RESET

<Variant Name>


Facebook Confidential		Project	Doc Number	Rev
		F09 Baseboard_fab4	<Doc>	V4.00
Size B	Date: Thursday, June 14, 2018	Page Title	BMC RESET	Sheet 29 of 69



# PWR/RST BTN BUFFER

<Variant Name>

Project		Doc Number	Rev
F09 Baseboard_fab4		<Doc>	V4.00
Page Title	PWR/RST BTN BUFFER		
Size B	Date: Thursday, June 14, 2018	Sheet 30	of 69







Strap pin  
FWSPIC50#

Strap pin  
GP10S4  
GP10S5  
GP10S6  
GP10S7

Strap pin  
TXD5

Strap pin

Strap pin


BMC 2 OF 4

Facebook Confidential


DESIGN NOTE: 2.93V, 153ms delay, Push pull

DE Note:

Default stuff R205 and  
un-stuff R295



Strap pin  
RTCK




CAD Note:  
R209 to be closed to OSC2



<Variant Name>

Facebook Confidential


Project	F09 Baseboard_fab4	Doc Number	Rev
Page Title	BMC 3 OF 4	Page	34 of 69
Size	C:\state	Date	Thursday, June 14, 2018




PU OF BMC SMBUS



PU OF MISC



HEART BEATING LED




BMC PULL UP

<Variant Name>

Facebook Confidential

Project	Doc Number	Rev
F09 Baseboard_fab4	<Doc>	V4.00
Size B	Page Title	Sheet 36 of 69
Date: Thursday, June 14, 2018	BMC PULL UP	



FAST\_THROTTLE\_N

<Variant Name>








Facebook Confidential		Project	Doc Number	Rev
		F09 Baseboard_fab4	<Doc>	V4.00
Size B	Date: Thursday, June 14, 2018	Page Title	FAST_THROTTLE_N	Sheet 37 of 69



**Facebook Confidential**


Project F09 Baseboard_fab4		Doc Number <Doc>		Rev V4.00	
Size B		Page Title BMC HW STRAPPING		Sheet 38 of 69	
Date: Thursday, June 14, 2018					





CAD Note:  
Please placement 60 ohm(R620/ R1853)  
close to DDR4 memory ball pin (under  
board pin)  
C1417 and C1457 need placement close  
to 60 ohm and co-lay

# BMC DDR4 SDRAM



# VGA

<Variant Name>


**Facebook Confidential**

Project F09 Baseboard_fab4	Doc Number <Doc>	Rev V4.00
Size B	Page Title VGA	
Date: Thursday, June 14, 2018	Sheet 40	of 69






## FLASH0



## FLASH1











<Variant Name>

Facebook Confidential





Project	F09 Baseboard_fab4	Doc Number	<Doc>	Rev	V4.00
Page Title	BMC SPI FLASH	Page	42	of	69
Date	Thursday, June 14, 2018	Sheet	42	of	69

# ROUTE ALL ADC NETS AT 6 MILLS WIDE

Design Note : A GOOD NOMINAL INPUT VOLTAGE OF  $3/4 \text{ VIN\_MAX} = 1.35\text{V}$   
ADC INPUT VOLTAGE RANGE: 0-1.8V.



<Variant Name>



BMC VOLTAGE SENSOR

Facebook Confidential

Project	F09 Baseboard_fab4	Doc Number	<Doc>	Rev	V4.00
Size B	Date: Thursday, June 14, 2018	Page Title	BMC VOLTAGE SENSOR	Sheet 43	of 69




Table 9. TMP421 Slave Address Options

TWO-WIRE SLAVE ADDRESS	A1	A0
0011 100	Float	0
0011 101	Float	1
0011 110	0	Float
0011 111	1	Float
0101 010	Float	Float
1001 100	0	0
1001 101	0	1
1001 110	1	0
1001 111	1	1





Table 2. Device Select Code

	Device Type Identifier <sup>1</sup>				Chip Enable Address <sup>2</sup>			RW
	b7	b6	b5	b4	b3	b2	b1	b0
Device Select Code	1	0	1	0	E2	E1	E0	RW

Note: 1. The most significant bit, b7, is sent first.  
2. E0, E1 and E2 are compared against the respective external pins on the memory device.

FRU address


<Variant Name>

Facebook Confidential


Project	F09 Baseboard_fab4	Doc Number	<Doc>	Rev	V4.00
Page Title	TEMP SENSOR & FRU	Sheet	44	of	69
Date:	Thursday, June 14, 2018				

TEMP SENSOR / FRU

MAX4899AE					
QP	EN	C1	C0	FUNCTION	COMMENT
0	0	0	0	COMA+ →USB0+ COMA- →USB0-	NORMAL OPERATION
0	0	0	1	COMA+ →USB1+ COMA- →USB1-	NORMAL OPERATION
0	0	1	0	COMA+ →USB2+ COMA- →USB2-	NORMAL OPERATION
0	0	1	1	COMA+ →USB3+ COMA- →USB3-	NORMAL OPERATION
0	1	X	X	HIGH-Z	ALL OFF
1	1	X	X	HIGH-Z	ALL OFF



### DESIGN NOTE:



# USB MUX

<Variant Name>

**Facebook Confidential**


Project F09 Baseboard_fab4		Doc Number <Doc>	Rev V4.00
Size B	Date: Thursday, June 14, 2018	Page Title USB MUX	Sheet 45 of 69

# USB HUB


<Variant Name>

Facebook Confidential

Project	F09 Baseboard_fab4	Doc Number	<Doc>	Rev	V4.00
Size B	Date: Thursday, June 14, 2018	Page Title	USB HUB	Sheet 46	of 69









PWR/SYSTEM\_ID/ SLOT LED



## Power Button (Red)



## Reset Button (Black)




PWR/RST BUTTON


<Variant Name>

Facebook Confidential

Project	F09 Baseboard_fab4	Doc Number	<Doc>	Rev	V4.00
Page Title	PWR/RST/SELECT BUTTON	Page Title	PWR/RST/SELECT BUTTON	Sheet	49 of 69
Date:	Thursday, June 14, 2018				





## UART TO BMC/HOST





## UART FROM BMC/HOST

Status	FM_UART_SWITCH_N	DEBUG_V2_PRSNT	UART
V1(un-stuff)/ V2(un-stuff)	1	0	X
V1(stuff)/ V2(un-stuff)	0	0	DEBUG_PORT_V1_UART_RX
V1(un-stuff)/ V2(stuff)	1	1	DEBUG_PORT_V2_UART_RX
V1(stuff)/ V2(stuff)	0	1	DEBUG_PORT_V2_UART_RX



DEBUG




<i>SEL_2</i>	<i>SEL_1</i>	<i>SEL_0</i>	<i>RX_SEL_N</i>	
0	0	0	0	<b>SLOT1</b>
0	0	1	0	<b>SLOT2</b>
0	1	0	0	<b>SLOT3</b>
0	1	1	0	<b>SLOT4</b>
0	X	X	1	<b>SLOT RX Disable</b>
1	0	0	1	<b>BMC Debug</b>


*UART select table*

UART

# FAN CONN








DFAC04FS013	(TYC	hard	tooling/	hybrid gold planting 13mm)
DFAC04FS008	(TYC	hard	tooling/	overall gold planting)
DFAC04FS009	(TYC	hard	tooling/	gold planting 2mm)
DFAC04FS011	(APL	hard	tooling/	hybrid gold planting 13mm)
DFAC04FS006	(APL	hard	tooling/	overall gold planting)
DFAC04FS007	(APL	hard	tooling/	gold planting 2mm)

Project F09 Baseboard_fab4		Doc Number <Doc>		Rev V4.00	
		Page Title POWER CONN			
Size B	Date: Thursday, June 14, 2018			Sheet 54	of 69



## Power Side Band

<Variant Name>

**Facebook Confidential**

<div> <div>Project</div> <div>F09 Baseboard_fab4</div> </div>	<div> <div>Doc Number</div> <div>&lt;Doc&gt;</div> </div>		<div>Rev</div> <div>V4.00</div>
	<div>Page Title</div>	<div>Power Side Band</div>	
	<div>Size B</div>	<div>Date: Thursday, June 14, 2018</div>	<div>Sheet 55 of 69</div>

## Design specification


### P5V\_STBY

Output Voltage =  $5V \pm 5\%$   
 Output Ripple & Noise  $\pm 0.5\%$   
 Transient Tolerance = 500mV  
 TDC = 3A  
 Max current = 3A  
 Over-Current Protection(Max Rating  $\times 1.5$ ) = 4.5A  
 Slew Rate = 1.0A/us  
 Work Frequency = 300kHz  
 Efficiency > 85% @TDC

## Design specification

### P3V3\_STBY

Output Voltage =  $3V3 \pm 5\%$   
 Output Ripple & Noise  $\pm 0.5\%$   
 Transient Tolerance = 330mV  
 TDC = 8.2A  
 Max current = 8.2A  
 Over-Current Protection(Max Rating  $\times 1.5$ ) = 12.3A  
 Slew Rate = 1.0A/us  
 Work Frequency = 355kHz  
 Efficiency > 85% @TDC




<Variant Name>

Facebook Confidential



## Design specification

Output Voltage =  $2.5V \pm 5\%$   
Output Ripple & Noise  $\pm 0.5\%$   
Transient Tolerance =  $250mV$   
Max current =  $0.3A$   
 $PD = (3.3V - 2.5V) * 0.3A = 0.24W$



VR P2V5\_BMC\_STBY


<Variant Name>

Facebook Confidential

Project	Doc Number	Rev
F09 Baseboard_fab4	<Doc>	44.00
Page Title	Page Title	Page Title
Size C	Date: Thursday, June 14, 2018	Sheet 57 of 69

## Design specification

Output Voltage =  $1.2V \pm 5\%$   
Output Ripple & Noise  $\pm 2\%$   
Transient Tolerance = 120mV  
TDC = 1.114A  
Max current = 1.114A  
Over-Current Protection(IC Rating) = 7A  
Current Step = 0.5A  
Slew Rate = 0.5A/us  
Work frequency = 750KHZ  
Efficiency > 85% @TDC



<Variant Name>


Facebook Confidential

Project	Doc Number	Rev
F09 Baseboard_fab4	<Doc>	V4.00
Size B	Page Title	Sheet 58 of 69
Date: Thursday, June 14, 2018	VR P1V538_STBY & P1V26_STBY	

VR P1V2\_BMC\_STBY

## P1V15\_BMC\_STBY Design specification

Output Voltage = 1.15V± 5 %  
Output Ripple & Noise ± 1 %  
Transient Tolerance = 115mV  
TDC = 0.619A  
Max current = 0.619A  
Over-Current Protection(IC Rating) = 2.6A  
Current Step = 0.619A  
Slew Rate = 2.5A/us  
Work frequency = 800KHZ  
Efficiency > 80% @TDC



VR P1V15\_BMC\_STBY

<Variant Name>


Facebook Confidential

Project	Doc Number	Rev
F09 Baseboard_fab4	<Doc>	V4.00
Size B	Page Title	Sheet 59 of 69
Date: Thursday, June 14, 2018	P1V15_STBY VR	



## P1V8 Design specification

Output Voltage = 1.8V± 5 %  
 Output Ripple & Noise ± 1 %  
 Transient Tolerance = 180mV  
 TDC = 0.3A  
 Max current = 0.3A  
 Over-Current Protection(IC Rating) = 2.6A  
 Current Step = 0.25A  
 Slew Rate = 0.25A/us  
 Work frequency = 800KHZ  
 Efficiency > 80% @TDC




VR P1V8\_STBY

<Variant Name>

Facebook Confidential

Project	F09 Baseboard_fab4	Doc Number	<Doc>	Rev	V4.00
Size B	Date: Thursday, June 14, 2018	Page Title	P1V8_STBY VR	Sheet	61 of 69





## Function Tables

**Table 3A. nOEA Configuration Table**


Input	Operation
nOEA	
0	Output QA, nQA is enabled.
1 (default)	Output QA, nQA is in a high-impedance state.

NOTE: nOEA is an asynchronous control.

**Table 3C. SELx Configuration Table**

Input		Selected
SEL1	SEL0	
0 (default)	0 (default)	CLK0, nCLK0
0	1	CLK1, nCLK1
1	0	CLK2, nCLK2
1	1	CLK3, nCLK3

NOTE: SEL1 and SEL0 are asynchronous controls






# 100MHz Clock MUX

<Variant Name>

**Facebook Confidential**

Project	F09 Baseboard_fab4	Doc Number	<Doc>	Rev	V4.00
Page Title	Clock MUX	Sheet	63	of	69

Size B Date: Thursday, June 14, 2018



DE NOTE:  
 1. remove PCH\_BMC\_RST\_N, because F09 baseboard doesn't have PCH.  
 2. change BMC\_SELF\_HW\_RST from F08 AST2500 Pin U22 to F09 AST2500 Pin T22

<Variant Name>


Facebook Confidential

Project	Doc Number	Rev
F09 Baseboard_fab4	<Doc>	V4.00
Size C	Page Title	Sheet 64 of 69
Date: Thursday, June 14, 2018	TPM connector	


TPM connector




SMT THUMB SCREW \* 1pcs



Key Holes \* 14pcs




ICT Holes \* 2pcs




Mechanical

# 5 INCH



# 10 INCH
















DELTA-L

<Variant Name>

Facebook Confidential

Project	Doc Number	Rev
F09 Baseboard_fab4	<Doc>	V4.00
Size B	Page Title	Sheet 66 of 69
Date: Thursday, June 14, 2018	DELTA-L	




TDR

<Variant Name>


Facebook Confidential

Project	F09 Baseboard_fab4	Doc Number	<Doc>	Rev	V4.00
Size B	Date: Thursday, June 14, 2018	Page Title	TDR&SET2DIL	Sheet	67 of 69

Yosemite V2 PCIE MB to MB Block Diagram V01



Yosemite V2 PCIE Glacier Point to MB Block Diagram V01



PCIE Diagram

<div>5</div> <div>QUANTA_LOGO</div> <div>DM1</div> <div>DUMMY_SYMBOL</div> <div>QUANTA_LOGO_7X26</div>	<div>4</div> <div>WEEE</div> <div>DM2</div> <div>DUMMY_SYMBOL</div> <div>WEEE</div>	<div>3</div> <div>PB-E1</div> <div>DM3</div> <div>DUMMY_SYMBOL</div> <div>PB-E1_SMALL</div>	<div>2</div> <div>PCBA_LABEL</div> <div>DM6</div> <div>DUMMY_SYMBOL</div> <div>PCBA_LABEL_15X5</div>	<div>1</div> <div>BMC AMI LABEL</div> <div>DM4</div> <div>DUMMY_SYMBOL</div> <div>BIOS-BMCLABEL_10-5X10-5</div> <div>NI</div>
<div>C</div> <div>BARCODE</div> <div>DM7</div> <div>DUMMY_SYMBOL</div> <div>BARCODE_20X6</div> <div>DM10</div> <div>DUMMY_SYMBOL</div> <div>BARCODE_20X6</div>	<div>PCB_VENDER_LOGO</div> <div>DM5</div> <div>DUMMY_SYMBOL</div> <div>PCB_VENDOR_LOGO_15X8</div>	<div>Laser Mark</div> <div>DM8</div> <div>DUMMY_SYMBOL</div> <div>LASER_MARK_LABELS_10X10B</div> <div>DM9</div> <div>DUMMY_SYMBOL</div> <div>LASER_MARK_LABELS_10X60T</div>	<div>CE Logo</div> <div>DM11</div> <div>DUMMY_SYMBOL</div> <div>CE_LOGO_5.8X5.08</div>	<div>UL Logo</div> <div>DM12</div> <div>DUMMY_SYMBOL</div> <div>UL_LOGO_E142692_7.3X4.4</div>
<div>B</div>				
<div>A</div> <div>Dummy symbol</div>			<div>&lt;Variant Name&gt;</div>	<div>Project</div> <div>F09 Baseboard_fab4</div> <div>Doc Number</div> <div>&lt;Doc&gt;</div> <div>Page Title</div> <div>Dummy Symbol</div> <div>Rev</div> <div>V4.00</div> <div>Size B</div> <div>Date: Thursday, June 14, 2018</div> <div>Sheet 69 of 69</div>