

# Twin Lakes M/B

COVER PAGE

Facebook Confidential

Project	Twin Lakes	Doc Number	<Doc>	Rev	V0.32
Page Title	COVER PAGE				
Size B	Date: Thursday, June 14, 2018	Sheet 1 of 99			

# INDEX

1	COVER PAGE	38	ERROR CNTL 1	75	P1V8_PCH_STBY
2	PAGE INDEX	39	ERROR CNTL 2	76	PVNN & PVDDQ AB[1]
3	BLANK	40	CPU SPI	77	PVNN & PVDDQ_AB[2]
4	Twin_Lakes FEATURE BLOCK DIAGRAM	41	SPI MUX	78	P3V3 POWER SWITCH
5	SMBus BLOCK DIAGRAM	42	BLANK	79	PVPP_AB
6	POWER SEQUENCE DIAGRAM	43	DDR4 RDIMM CHA_1	80	PVPP_DE
7	CLOCK DIAGRAM	44	DDR4 RDIMM CHA_2	81	PVCCIO[1]
8	PWRGD/RST DIAGRAM	45	DDR4 RDIMM CHB_1	82	PVCCIO[2]
9	INTERRUPT/ERROR ESCALATION	46	DDR4 RDIMM CHB_2	83	PVDDQ_DE[1]
10	POWER TOPOLOGY	47	DDR4 RDIMM CHD_1	84	PVDDQ_DE[2]
11	BRIDGE IC BLOCK DIAGRAM	48	DDR4 RDIMM CHD_2	85	PVTT_AB
12	BLANK	49	DDR4 RDIMM CHE_1	86	PVTT_DE
13	SKL-D STRAPPING 1	50	DDR4 RDIMM CHE_2	87	BLANK
14	SKL-D STRAPPING 1	51	CPLD[1]	88	P1V05_PCH_STBY[1]
15	SKL-D DDR4 CHANNEL A	52	CPLD[2]	89	P1V05_PCH_STBY[2]
16	SKL-D DDR4 CHANNEL B	53	CPLD[3]	90	PVCCIN & PVCCSA[1]
17	SKL-D DDR4 CHANNEL D	54	GOLD_FINGER_PRIMARY	91	PVCCIN & PVCCSA[2]
18	SKL-D DDR4 CHANNEL E	55	GOLD_FINGER_EXTENSION	92	PVCCIN & PVCCSA[3]
19	SKL-D PCIE CPU/PCH	56	FRU & Temperature Sensor	93	PVCCIN & PVCCSA[4]
20	SKL-D 10 KR LAN	57	FRU & Temperature Sensor	94	Power sensing INA230
21	SKL-D SATA, USB2, USB3	58	UART / USB3	95	DELTA-L/TDR
22	SKL-D LPC,SPI,GPIO,INT,PWR SEQ	59	SNOWFLAKE_1	96	ADR FUNCTION
23	SKL-D UART,JTAG,SVID	60	SNOWFLAKE_2	97	PWR/RST BTN LOGIC
24	SKL-D MISC	61	SNOWFLAKE_3	98	TPM
25	SKL-D GPP	62	LIQUID PUMP CONNECTOR	99	SCREW/TP
26	SKL-D CLK	63	VOLTAGE MONITOR		
27	SKL-D TEST,MISC,SMBus	64	M.2 SMBUS MUX		
28	SKL-D POWER<1>	65	PWR/ DEBUG LED		
29	SKL-D POWER<2>	66	SMBUS ISOLATOR		
30	SKL-D GND<1>	67	The 1st M.2 CONN		
31	SKL-D GND<2>	68	The 2nd M.2 CONN		
32	SKL-D NA	69	The 0th M.2 CONN (boot drive)		
33	SKL-D PU/PD	70	SGPIO		
34	CPU SIDE BAND: HW STRAPS	71	BMC REMOTE DEBUG[1]		
35	STRAP HEADER	72	BMC REMOTE DEBUG[2]		
36	MERGED XDP 1 OF 2	73	P5V_STBY		
37	MERGED XDP 2 OF 2	74	P3V3_STBY		

## PAGE INDEX

Facebook Confidential

Project	Twin Lakes	Doc Number	Rev
Size B	Date: Thursday, June 14, 2018	Page Title	PAGE INDEX
		Sheet 2	of 99

5 4 3 2 1

D

C

B

A


BLANK

**Facebook Confidential**

Project	Twin Lakes		Doc Number	<Doc>		Rev	V0.32	
Size B	Date: Thursday, June 14, 2018		Page Title	BLANK		Sheet	3	of 99


**Facebook Confidential**

Project Twin Lakes		Doc Number <Doc>	Rev V0.32
Size B		Page Title BLANK	
Date: Thursday, June 14, 2018		Sheet 3	of 99



# Twin Lakes SMBus TOPOLOGY

2016/12/31



SMBUS BLOCK DIAGRAM

Facebook Confidential


Project	Twin Lakes	Doc Number	<Doc>	Rev	V0.32
Page Title	SMBus BLOCK DIAGRAM	Page Title	SMBus BLOCK DIAGRAM	Sheet 5	of 99
Size B	Date: Thursday, June 14, 2018				

2016/11/02



# Twin Lakes Clock Block Diagram

2016/10/14



CLOCK DIAGRAM


Facebook Confidential

Project	Twin Lakes	Doc Number	<Doc>	Rev	V0.32
Page Title	CLOCK DIAGRAM	Date:	Thursday, June 14, 2018	Sheet	7 of 99

### Power Good/ Reset Block Diagram

Note : It was referred to Yuba City  
Diagram

2016/11/3



## PWRGD/RST DIAGRAM

**Facebook Confidential**

Project <b>Twin Lakes</b>	Doc Number <Doc>	Rev V0.32
	Page Title <b>PWRGD/RST DIAGRAM</b>	
Size B	Date: Thursday, June 14, 2018	Sheet 8 of 99




# Twin Lakes Interrupt/ Error Block Diagram

2016/10/26


Note : This diagram is refer to Yuba City block diagram.

Memhot and Prochot are Bi-directional  
From CPU, but only used as Inputs



## POWER TOPOLOGY





UART block diagram

## BRIDGR IC BLOCK DIAGRAM


**Facebook Confidential**

Project Twin Lakes		Doc Number <Doc>	Rev V0.32
Size B		Page Title BRIDGE IC BLOCK DIAGRAM	Sheet 11 of 99
Date: Thursday, June 14, 2018			


BLANK

BLANK


EXI BOOT STALLBYPASS (DFX)




NO REBOOT STRAP




TLS CONFIDENTIALITY




BOOT BIOS DEVICE




ESPI OR LPC  
0 : LPC




BOOT HALT




CONSENT STRAP



PERSONALITY STRAP



## FLASH SECURITY OVERRIDE




DESIGN NOTE:

LOW	FLASH SECURITY OVERRIDE DISABLE (DEFAULT)
HIGH	FLASH SECURITY OVERRIDE ENABLE

PCH HAS INTERNAL PULL-DOWN

0

## ADR TIMER OFF



DESIGN NOTE:  
ADR TIMER HOLD OFF IS ENABLED WHEN LOW


1

## LT KEY DOWNGRADE



1


## GBE DEBUG ENABLE



DESIGN NOTE:  
GBE DEBUG MODE IS ENABLED WHEN HIGH  
PCH HAS INTERNAL PULL-DOWN.

0

## GBE AUX POWER





DESIGN NOTE:  
GBE AUX POWER IS ENABLED WHEN HIGH

1

Facebook Confidential


Project	Twin Lakes	Doc Number	<Doc>	Rev	V0.32
Size B	Date: Thursday, June 14, 2018	Page Title	SKL-D STRAPPING 1	Sheet 14	of 99






Mono-Lake doesn't  
have these 2 pins







Mono-Lake doesn't  
have these 2 pins


Mono-Lake doesn't  
have MA\_17

Mono-Lake only have  
DDR0\_CS\_N0/1/4/5

## SKL-D DDR4 CHANNEL E

Skylake-D 0-5

DESIGN NOTE :  
Polarity inversion at RX side.





























Diagram illustrating the mapping of RSVN test signals to the DMIMODE\_OVERRIDE register:

- PD\_CPU0\_DMIMODE\_OVERRIDE (CV8)
- XDP\_PRESENT\_N (G6)
- RSVD\_TEST\_15 (DA6)
- RSVD\_D2 (D2)
- RSVD\_D1 (D1)

The register is labeled DMIMODE\_OVERRIDE\_DEBUG\_EN\_N\_TEST\_15.














BLANK







DESIGN NOTE :

R2840, R2841, R2842 are placed close to SoC.




Facebook Confidential

Project	Twin Lakes	Doc Number	Rev
Size B	Date: Thursday, June 14, 2018	<Doc> SKL-D PU/PD	V0.32
		Page Title	Sheet 33 of 99



DESIGN NOTE :  
Connect from PCH to CPU as default.

DESIGN NOTE :  
PLACE ALL THREE STUFFING OPTION RESISTORS ( R1096, R1097, R1102) AS CLOSE AS POSSIBLE TO THE COMMON NODE, SO THAT THE PECL BUS STUB IS AS SHORT AS POSSIBLE WHEN ANY OF THEM IS UNSTUFFED.



PCH

BMC


## STRAP HEADER



## CPU\_XDP

CAD NOTE:  
PLACE R ON SPI\_PCH\_IO2  
TO NOT HAVE A STUB


CAD NOTE:  
PLACE R ON SPI\_PCH\_MOSI  
TO NOT HAVE A STUB



## PCH XDP TERMINATIONS

CAD NOTE:  
PLACE PULL-UP RESISTORS WITHIN 1.5'' OF PCH

ROOM= PCH\_TERM





DESIGN NOTE:  
PRDY/PREQ PU:  
100 IF LENGTH < 24''  
200 IF 2'' < LENGTH < 48''

CAD NOTE:  
PLACE PULL-DOWN RESISTORS WITHIN 1.1'' OF PCH


## CPU0 XDP TERMINATIONS

CAD NOTE:  
PLACE PULL-UP RESISTORS WITHIN 1.5'' OF CPU0






CAD NOTE:  
PLACE BUFFER CIRCUITRY WITHIN 1.1'' OF XDP CONN

CAD NOTE:  
PLACE PULL-UP RESISTORS WITHIN 1.5'' OF CPU(Receiver side)



DESIGN NOTE:  
PRDY/PREQ PU:  
100 IF LENGTH < 24''  
200 IF 2'' < LENGTH < 48''

CAD NOTE:  
PLACE PULL-DOWN RESISTORS WITHIN 1.1'' OF CPU (Receiver side)



Design note :

THE GTL2014 IS BEING USED AS LVTTL TO GTL CONVERTER  
SO THE PINS 'AX' ARE INPUTS & THE OUTPUTS ARE OPEN-DRAIN  
AND VREF PIN IS NOT USED.








Truth Table						
E	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

Channel 0 from SOC


Channel 1 from Bridge IC



#### DESIGN NOTE :

Dual flash support :  
 Stuff : U123, U124, R3071, R3070, R3073  
 un-stuff : R3074

Single flash support :  
 un-stuff U123, U124, R3071, R3070, R3073  
 stuff : R3074



DESIGN NOTE :  
 Place R3073 and R3075 together.

BLANK

BLANK

































# CPLD[ 2 ]



## Design note :


- (1) Change C519 and C511 to 0201 0.01uF CAP when HSIO configure as SATA.
- (2) For PCIe Gen 2 : C519 and C511 use 0.1uF. (Default for Yosemite V2)
- (3) For PCIe Gen 3 : C519 and C511 use 0.22uF.




Design note :  
Change R3082 and R3083 to 0201 0.01uF CAP  
when HSIO configure as SATA.  
Default : PCIe now.







Design note :  
POWER\_FAIL\_N is a open drain output from baseboard.



[43,44,45,46,47,48,49,50] H\_MEM\_EVENT\_CO\_N

LEVEL\_SHIFT<1>


Facebook Confidential

Project	Twin Lakes	Doc Number	<Doc>	Rev	V0.32
Size B	Date: Thursday, June 14, 2018	Page Title	FRU & Temperature Sensor	Sheet 56	of 99




SMBus (8-bit) Address:0xA2

## FRU




## Outlet temp. sensor (TOP)

Place at TOP side close to J40 (M.2 conn)




## Outlet temp. sensor (BOT)

Place at BOT side close to J40 (M.2 conn)



ADDRESS 0X98





ADDRESS 0X9E

## Inlet temp. sensor.

Place between ejector and radiator.

System UART  
BIC debug port

System UART  
BIC debug port




UART & USB3

Facebook Confidential


Project Twin Lakes	Doc Number <Doc>	Rev V0.32
Size B	Page Title UART / USB3	Sheet 58 of 99
Date: Thursday, June 14, 2018		



IO	Pin	Analog or Special Function	Digital Function (GPIO)				
			1	2	3	4	5
PB0	A16	USB0ID	U1Rk	I2C5SCL	T4CCP0	PS2CLK1	LPC0CNRK
PB1	B16	USB0VBUS	U1Tx	I2C5SDA	T4CCP1	PS2DAT1	LPC0CNRK




DESIGN NOTE : PWRBTN BYPASS BRIDGE IC.











# LIQUID PUMP CONNECTOR

Facebook Confidential

Project	Twin Lakes	Doc Number	<Doc>	Rev	V0.32
Size B	Date: Thursday, June 14, 2018	Page Title	LIQUID PUMP CONNECTOR	Sheet	62 of 99






# VOLTAGE MONITOR

Facebook Confidential

Project	Twin Lakes	Doc Number	<Doc>	Rev	V0.32
Size B	Date: Thursday, June 14, 2018	Page Title	VOLTAGE MONITOR	Sheet 63	of 99

PCA9848		8-bit I <sup>2</sup> C-bus address	Slave address/bit pattern master must send							
A1	A0		A7	A6	A5	A4	A3	A2	A1	A0 - R/W
0	SCL	0xE0h	1	1	1	0	0	0	0	0/1
0	0	0xE2h	1	1	1	0	0	0	1	0/1




SMBus (8-bit) Address:0xE2


## M.2 SMBUS MUX



## CPLD DEBUG LED




## POWER LED (BLUE)



PWR / DEBUG LED

Facebook Confidential


Project	Twin Lakes	Doc Number	<Doc>	Rev	V0.32
Size B	Date: Thursday, June 14, 2018	Page Title	PWR/ DEBUG LED	Sheet 65	of 99




SMBUS ISOLATOR

Facebook Confidential

Project Twin Lakes		Doc Number <Doc>	Rev V0.32
Size B	Date: Thursday, June 14, 2018	Page Title SMBUS ISOLATOR	Sheet 66 of 99









[20,36,37] XDP\_TDO  
[20,36,37] XDP\_PRDY\_N

Design note :  
Placeholder for ASD.

Design note :

BX(GTL)->AX(LVTTL)  
DIR: PULL DOWN  
VREF IS SET AT 2/3 OF VCCIO.  
THE PINS 'BX' ARE INPUTS & OUTPUTS ('AX') ARE PUSH-PULL.  
THE GTL2014 IS BEING USED AS GTL TO LVTTL CONVERTER,

[20,36,37] XDP\_TDI  
[20,36,37] XDP\_TMS  
[20,36,37] XDP\_PREQ\_N  
[27,36,39] XDP\_CPU\_PWR\_DEBUG\_N

Design note :

THE GTL2014 IS BEING USED AS LVTTL TO GTL CONVERTER  
SO THE PINS 'AX' ARE INPUTS & THE OUTPUTS ARE OPEN-DRAIN  
AND VREF PIN IS NOT USED.

[59] XDP\_BIC\_PREQ\_N

[36,59,71,72] XDP\_PRSNT\_IN\_N

[59] XDP\_BIC\_PWR\_DEBUG\_N

[36,59,71,72] XDP\_PRSNT\_IN\_N

Facebook Confidential


Project	Doc Number	Rev
Twin Lakes	<Doc>	V0.32
Size B	Page Title	Sheet 71 of 99
Date: Thursday, June 14, 2018	BMC REMOTE DEBUG[1]	

BMC REMOTE DEBUG[1]






Output Voltage =  $5V \pm 5\%$   
Output Ripple & Noise :  $\pm 0.5\%$   
Transient Tolerance = 500mV  
TDC = 0.2A  
Max current = 0.2A  
Current step = 0.1A  
Over-Current Protection(IC rating) = 2.6A  
Slew Rate = 0.1 A/us  
Work Frequency = 800kHz  
Efficiency > 80% @TDC


$$V_o = 0.8(1 + R_a/R_b) = 5V$$

**Facebook Confidential**

## Design specification

Output Voltage =  $3.3V \pm 5\%$   
 Output Ripple & Noise  $\pm 0.5\%$   
 Transient Tolerance = 330mV  
 TDC = 12.68A  
 Max current = 14A  
 OCP(IMAX\*130%)=18.2A  
 Current Step = 6 A  
 Slew Rate = 1 A/us  
 Work frequency = 600KHZ  
 Efficiency > 90% @TDC





P3V3\_STBY

Facebook Confidential

Project	Twin Lakes	Doc Number	<Doc>	Rev	V0.32
Size B	Date: Thursday, June 14, 2018	Page Title	P3V3_STBY	Sheet 74	of 99

OUTPUT VOLTAGE=1.8V  
OUTPUT RIPPLE=+/-18mV  
TRANSIENT TOLERANCE=+/-90mV  
TDC=0.65A  
MAX CURRENT=1A  
OVER CURRENT PROTECTION(IC RATING)=2.6A  
CURRENT STEP=0.35A  
SLEW RATE=8A/US  
WORK FREQUENCY=800KHZ  
Efficiency > 80% @TDC

1. Change PC3123 to a bleeding 100ohm 0805 resistor.
2. Change PC3125 to 47uF 0805 4V X6S capacitor.



## PVNN\_PCH\_STBY SPECIFICATION


VID=0.85V,0.9V,0.95V,1.0V  
DC TOLERANCE=+/- 5mV  
RIPPLE=+/-8mV  
TOTAL TOL=0.946V-1.044@1.0V  
Ground Bounce Noise=+7.2mV/-15.6mV  
TDC=15A (for 86W SKU)  
MAX CURRENT=16A (for 86W SKU)  
OCP(IMAX\*130%)=20A  
CURRENT STEP=9A  
SLEW RATE=10A/US  
WORK FREQUENCY=600KHZ

DESIGN NOTE :  
For RDIMM 2DPC,4Rank,2400 support


## PVDDQ\_AB SPECIFICATION

VBOOT=1.2V  
RIPPLE=+/-6mV  
TOTAL TOL=1.16V-1.26V  
=-40mV/+60mV  
VDDQ= 21.1A TDC / 25.63 PK  
MAX CURRENT=VDDQ+VCCD+VTT=25.63A+2.5A+0.6A=28.73A  
OCP(Max current\*125%)=36A  
CURRENT STEP=VDDQ=16.4A  
SLEW RATE=10A/US  
WORK FREQUENCY=400KHZ  
VCCD:  
1.2A TDC/ 2.5A PK (at run time)  
4A TDC/ 6A PK  
(at boot up to ~5 sec long single pulse  
due to memory initialization)  
1.9A STEP LOAD@ 20A/uS (Slew Rate)

# PVNN\_PCH\_STBY




# PVDDQ\_AB\_PHASE1





## PVPP\_AB Design specification

OUTPUT VOLTAGE=2.58V  
OUTPUT RIPPLE<+/-25MV  
DC TOLERANCE = +/- 37.5MV  
Total Allowable Tolerance=+175MV/-165MV(2.75V/2.41V)  
@ DIMM GOLDEN FINGER  
TDC=4.4A  
MAX CURRENT=5.94A  
OCP(IMAX\*130%)=7.8A  
CURRENT STEP=3.54A  
SLEW RATE=14.34A/US  
Work frequency = 660KHZ  
Efficiency > 90% @TDC




PVPP\_AB VR

Facebook Confidential

Project	Twin Lakes	Doc Number	<Doc>	Rev	V0.32
Size B	Date: Thursday, June 14, 2018	Page Title	PVPP_AB	Sheet 79	of 99

## PVPP\_DE Design specification

OUTPUT VOLTAGE=2.58V  
OUTPUT RIPPLE<+/-25mV  
DC TOLERANCE = +/- 37.5mV  
Total Allowable Tolerance=+175mV/-165mV(2.75V/2.41V)  
@ DIMM GOLDEN FINGER  
TDC=4.4A  
MAX CURRENT=5.94A  
OCP(IMAX\*130%)=7.8A  
CURRENT STEP=3.54A  
SLEW RATE=14.34A/US  
Work frequency = 660KHZ  
Efficiency > 90% @TDC



PVPP\_DE VR


Facebook Confidential

Project	Twin Lakes	Doc Number	<Doc>	Rev	V0.32
Size B	Date: Thursday, June 14, 2018	Page Title	PVPP_DE	Sheet 80	of 99




## PVCCIO SPECIFICATION

VID=0.8V~1.1V.VBOOT=1V  
 RIPPLE=+/-10MV  
 DC REGULATION=+/-5MV  
 Ground Bounce noise= +/-3MV  
 AC REGULATION=0.963V~1.037V(@1.0V)  
 TDC=6.8A  
 MAX CURRENT=10A  
 OCP(IMAX\*125%)=12A  
 CURRENT STEP=4.4A  
 SLEW RATE=17A/US  
 WORK FREQUENCY=600KHZ




## PVCCIO PHASE




PVCCIO\_PHASE



# PVDDQ\_DE\_PHASE1




Output Voltage = 0.607V  
DC <+/- 6mV  
Ripple < +/- 9mV  
Total TOL= 0.555V~0.651V  
= -52mV/+44mV  
TDC = 1.04A  
Max current =1.04A  
Slew Rate = 4 A/us  
Load step (mA to mA) =1.48 A pk  
PD = (1.215V -0.6075 V) \* 1.04A = 0.63 W



PVTT\_DE Design specification

Output Voltage = 0.607V  
DC <+/- 6mV  
Ripple < +/- 9mV  
Total TOL= 0.555V~0.651V  
= -52mV/+44mV  
TDC = 1.04A  
Max current =1.04A  
Slew Rate = 4 A/us  
Load step (mA to mA) =1.48 A pk  
PD = (1.215V -0.6075 V) \* 1.04A = 0.63 W



PVTT\_DE

BLANK

BLANK


Facebook Confidential

Project Twin Lakes		Doc Number <Doc>	Rev V0.32
Size B	Date: Thursday, June 14, 2018	Page Title BLANK	Sheet 87 of 99





## P1V05\_PCH\_STBY PHASE




### Design Note :

If you want to achieve +/- 3mV ripple voltage to meet Intel PDG when use KR interface.


- 1.PC4853 pop 470uF
- 2.PC5017,PC4855, PC4857, C702, PC4995, PC4996,C701. PC4997 pop 100uF/0805/X6S''









BLANK

# PVCCSA PHASE











P12V STBY CONN



**Facebook Confidential**

Project <b>Twin Lakes</b>	Doc Number <Doc>	Rev V0.32
Size B	Date: Thursday, June 14, 2018	Page Title      Power sensing INA230
		Sheet 94 of 99






ADR FUNCTION




DESIGN NOTE : baseboard will change to a open-drain output for PWR\_BB\_BTN\_N.

DESIGN NOTE : Pull-up at baseboard.

DE NOTE :  
GO THROUGH CPLD AS DEFALUT




DESIGN NOTE : baseboard will change to a open-drain output for RST\_SYS\_RESET\_N.



TPM


Facebook Confidential

Project	Twin Lakes	Doc Number	<Doc>	Rev	V0.32
Size B	Date: Thursday, June 14, 2018	Page Title	TPM	Sheet 98	of 99




## Mech Hole





### RADIATOR HOLE




### For TPM module




## Ejector Hole




## SCREW/TP



### Boot drive M2 LATCH HOLE




### ICT Positioning HOLE




### CPU HS GRIP

DESIGN NOTE :  
Will change to diameter 6.7 mm hole.



### M2 LATCH HOLE



Facebook Confidential

Project	Twin Lakes	Doc Number	<Doc>	Rev	V0.32
Size B	Date: Thursday, June 14, 2018	Page Title	SCREW/TP	Sheet 99	of 99