

# 计算机组成与设计 实验报告

课程名称:	计算机组成与设计	
姓名:	王晓宇	
学院:	计算机科学与技术学院	
专业:	计算机科学与技术	
指导教师:	刘海风	
报告日期:	2024年 5 月 19 日	

#### Lab5 实现解决冲突的五级流水线 CPU

- 1 模块功能与仿真介绍
  - 1.1 DataPath示意图
  - 1.2 SCPU W 1.v模块
  - 1.3 SCPU ctrl W.v模块
  - 1.4 DataPath W.v模块
    - 1.4.1 基本思路
    - 1.4.2 Forwarding 处理数据冲突
      - 1.4.2.1 冲突检测模块
      - 1.4.2.2 解决Regs寄存器处数据冲突
      - 1.4.2.3 解决RAM处数据存储数据冲突
    - 1.4.3 Branch Prediction处理结构冒险
    - 1.4.4 模块源代码
      - 1.4.4.1 CSSTE.v
      - 1.4.4.2 SCPU W 1.v
      - 1.4.4.3 SCPU\_ctrl\_W.v
      - 1.4.4.4 DataPath\_W.v
      - 1.4.4.5 Reg IF ID.v
      - 1.4.4.6 Reg ID EX.v
      - 1.4.4.7 Reg\_EX\_MEM.v
      - 1.4.4.8 Reg MEM WB.v
      - 1.4.4.9 Forwarding Ctrl.v
      - 1.4.4.10 Tem\_RegWrite.v
      - 1.4.4.11 ImmGen.v
      - 1.4.4.12 ALU.v
      - 1.4.4.13 Regs.v
- 2 SCPU仿真结果与上板实验结果
  - 2.1 仿真结果
    - 2.1.1 数据来自MEM阶段,取到寄存器值未更新
    - 2.1.2 load use问题
    - 2.1.3 数据来自WB阶段, RAM写入值未更新
  - 2.2 实验上板
- 3 讨论、心得
- 4 思考题
  - 4.1 Thinking-1
    - 4.1.1 TP-0

4.2 Thinking-2

# Lab5 实现解决冲突的五级流水线 CPU

课程名称: 计算机组成与设计 实验类型: 综合


实验项目名称: Lab5 实现解决冲突的五级流水线 CPU

学生姓名: 王晓宇 学号: 3220104364 同组学生姓名: 五

实验地点: <u>紫金港东四509室</u> 实验日期: <u>2024</u> 年 <u>5</u> 月 <u>20</u> 日

# 1 模块功能与仿真介绍

# 1.1 DataPath示意图



本次实验基于 Lab4-3的工程修改,大部分控制信号的含义并无变化,只是在跳转指令处控制信号Jump[1:0]==2'b11时意味着PC指令为Branch跳转。

部分控制信号的含义在图中标出,其余信号含义在SCPU\_Ctrl\_W.v模块中给出

# 1.2 SCPU W 1. v模块

由于在本次流水线工程中,SCPU\_W\_1.v 实现以DataPath\_W.v 为主框架,意味着把SCPU\_ctrl W.v 作为实例置于DataPath中.

```
1 module SCPU_W_1(
 2
      input wire clk,
      input wire rst,
 3
      input wire MIO_ready,
 4
 5
      input wire [31:0]inst_in,
      input wire [31:0]Data_in,
 6
 7
      output wire CPU_MIO,
 8
      output wire MemRW,
 9
      output wire [31:0]PC_out,
10
      output wire [31:0]Data_out,
      output wire [31:0]Addr_out,
11
12
      output wire [3:0]wea,
      output wire [31:0] Reg00,
13
      . . . . . . .
14
15
      output wire[31:0] Reg29,
      output wire[31:0] Reg30,
16
17
      output wire[31:0] Reg31
18
   );
19
      DataPath_W DataPath1(
20
        .clk(clk),
21
22
        .rst(rst),
23
        .OPcode(inst_in[6:2]),
24
        .Fun3(inst_in[14:12]),
25
        .Fun7(inst_in[30]),
        .MIO_ready(MIO_ready),
26
27
        .inst_field(inst_in),
28
        .Data_in(Data_in),
29
        .EX_MEM_MemRW(MemRW),
30
        .PC_out(PC_out),
31
        .Data_out(Data_out),
32
        .EX_MEM_ALU_out(Addr_out),
```

```
33 .wea(wea),
34 .Reg00(Reg00),
35 .Reg01(Reg01),
36 //.....
37 .Reg31(Reg31)
38 );
39 endmodule
```

# 1.3 SCPU\_ctrl\_W. v模块

本模块是CPU初始控制信号的生成模块:

输出信号及其含义:

# 1. ImmSel[2:0]

立即数选择信号,决定ALU操作中使用的立即数类型。

- 。 3'b000:表示I型指令对应立即数。
- 。 3'b001:表示S型指令对应立即数。
- 。 3'b010:表示B型指令对应立即数。
- 。 3'b011:表示U型指令对应立即数。
- 。 3'b100:表示J型指令对应立即数。

# 2. ALUSrc\_B

ALU第二个操作数来源选择。

- 1'b0: 第二个操作数来自寄存器。
- 。 1'b1: 第二个操作数来自立即数。

# 3. **MemtoReg[2:0]**

控制从内存到寄存器的数据传输。

- 。 3'b000: ALU运算结果的数据传输。
- 3'b001: RAM取出值的数据传输。
- 。 3'b010: 表示PC+4。
- 。 3'b011: lui指令立即数传输。
- 3'b100: auipc指令数据传输。

#### 4. Jump[1:0]

#### 控制跳转操作。

- · 2'b00:不执行跳转。
- · 2'b01: 执行Jal操作。
- 2'b10: 执行Jalr无条件跳转。
- · 2'b11': 执行Branch分支条件跳转。
- 5. Branch\_Beq, Branch\_Bne, Branch\_Blt, Branch\_Bltu, Branch\_Bge, Branch\_Bgeu 分支控制信号,根据比较结果决定是否跳转。
  - 1'b0: 不执行分支。
  - 。 1'b1: 根据条件执行分支。

# 6. Length[2:0]

Store或者Load操作的数据长度。

- 。 3'b000: 无符号单字节数据。
- 。 3'b001: 有符号单字节数据。
- 。 3'b010: 无符号双字节数据。
- 。 3'b011: 有符号双字节数据。
- 。 3'b100:字长度数据。

# 7. RegWrite

寄存器写入使能。

- 1'b0:禁止写入寄存器。
- 。 1'b1: 允许写入寄存器。

#### 8. MemRW

内存读写控制。

- 1'b0: 不执行内存读写操作。
- 。 [1'b1]: 允许执行内存读写操作。

# 9. ALU\_Control[3:0]

ALU操作控制。

- · 4'b0000: 执行加操作。
- · 4'b0001: 执行减操作。
- · 4'b0010: 执行左移操作。

- · 4'b0011: 执行比较操作。
- 。 4'b0100: 执行无符号比较操作。
- · 4'b0101: 执行逻辑异或操作。
- · 4'b0111: 执行右移操作。
- · 4'b0110: 执行算术右移操作。
- · 4'b1000: 执行逻辑或操作。
- · 4'b1001: 执行逻辑与操作。

# 1.4 DataPath\_W. v模块

该模块设计思路为上文提到的DataPath图,部分模块有特殊作用将在后文提到。

该模块使用Forwarding处理**数据冲突**,而且可以不使用stall、延长时钟周期的情况下处理load\_use冲突;使用branch prediction(分支预测)中的predict-not-taken(预测分支总是不发生)处理结构冒险。将在稍后分别介绍两种冒险对应新建的实例。

#### 1.4.1 基本思路

现介绍模块大体思路:

参照流水线CPU的原理图,我们引入三个流水线寄存器来存储上一步运算结果和 控制信号,并利用其进行下一流程的运算。

1. 初始控制信号由PC信号和SCPU\_Ctrl模块形成,之后通过两个时钟周期传导到 Reg\_IF\_ID、Reg\_ID\_EX 模块,其中rst处信号为解决结构冒险的处理,之后 会提到。可以看到寄存器保留了前一步EX、MEM、WB控制信号和寄存器值、 立即数值、寄存器地址(为了解决数据冒险存储)、写入寄存器地址(传递到 WB阶段使用)。

```
Reg_IF_ID IF_ID(
1
2
     .clk(clk),
     .rst(rst|Branch|(EX_MEM_Jump[0]^EX_MEM_Jump[1])),
4
     .PC(PC_out),
     .inst_field(inst_field),
5
6
     .IF_ID_PC(IF_ID_PC),
7
     .IF_ID_inst_field(IF_ID_inst_field),
8
     .IF_ID_Fun3(IF_ID_Fun3),
9
     .IF_ID_OPcode(IF_ID_OPcode),
```

```
10
      .IF_ID_Fun7(IF_ID_Fun7)
   );
11
12
    //----//
13
    Reg_ID_EX ID_EX(
14
      .clk(clk),
15
16
      .rst(rst|Branch|(EX_MEM_Jump[0]^EX_MEM_Jump[1])),
17
      .PC(IF_ID_PC),
18
      .Rs1_addr(IF_ID_inst_field[19:15]),
19
      .Rs2_addr(IF_ID_inst_field[24:20]),
20
      .Rs1_data(Rs1_data),
21
      .Rs2_data(Rs2_data),
22
      .Imm(Imm_out),
23
      .wt_addr(IF_ID_inst_field[11:7]),
24
      .Length(Length),
25
      .MemtoReg(MemtoReg),
26
      .RegWrite(RegWrite),
27
      .Branch_Beq(Branch_Beq),
28
      .Branch_Bne(Branch_Bne),
      .Branch_Bge(Branch_Bge),
29
30
      .Branch_Blt(Branch_Blt),
31
      .Branch_Bgeu(Branch_Bgeu),
32
      .Branch_Bltu(Branch_Bltu),
33
      .MemRW(MemRW),
34
      .Jump(Jump),
35
      .wea(wea),
36
      .ALU_Control(ALU_Control),
37
      .ALUSrc_B(ALUSrc_B),
38
      .ID_EX_PC(ID_EX_PC),
39
      .ID_EX_Rs1_data(ID_EX_Rs1_data),
40
      .ID_EX_Rs2_data(ID_EX_Rs2_data),
      . \hspace{0.1cm} \texttt{ID\_EX\_IMM} \hspace{0.1cm} (\hspace{0.1cm} \texttt{ID\_EX\_IMM}) \hspace{0.1cm},
41
42
      .ID_EX_Length(ID_EX_Length),
43
      .ID_EX_MemtoReg(ID_EX_MemtoReg),
44
      .ID_EX_RegWrite(ID_EX_RegWrite),
45
       .ID_EX_Branch_Beq(ID_EX_Branch_Beq),
```

```
46
      .ID_EX_Branch_Bne(ID_EX_Branch_Bne),
47
      .ID_EX_Branch_Bge(ID_EX_Branch_Bge),
48
      .ID_EX_Branch_Blt(ID_EX_Branch_Blt),
49
      .ID_EX_Branch_Bgeu(ID_EX_Branch_Bgeu),
      .ID_EX_Branch_Bltu(ID_EX_Branch_Bltu),
50
51
      .ID_EX_MemRW(ID_EX_MemRW),
52
      .ID_EX_Jump(ID_EX_Jump),
53
      .ID_EX_wea(ID_EX_wea),
54
      .ID_EX_ALU_Control(ID_EX_ALU_Control),
      .ID_EX_ALUSrc_B(ID_EX_ALUSrc_B),
55
56
      .ID_EX_Rs1_addr(ID_EX_Rs1_addr),
57
      .ID_EX_Rs2_addr(ID_EX_Rs2_addr),
58
      .ID_EX_Wt_addr(ID_EX_Wt_addr)
59
   );
```

```
1 Reg_EX_MEM EX_MEM(
 2
      .clk(clk),
 3
      .rst(rst),
 4
      .PC(ID_EX_PC),
 5
      .PC_Jal(PC_Jal),
 6
      .ALU_out(EX_ALU_out),
 7
      .zero(zero),
 8
      .Rs2_data(ID_EX_Rs2_data),
      .Rs2_addr(ID_EX_Rs2_addr),
 9
10
      .Imm(ID_EX_Imm),
11
      .Wt_addr(ID_EX_Wt_addr),
12
      .Length(ID_EX_Length),
13
      .MemtoReg(ID_EX_MemtoReg),
14
      .RegWrite(ID_EX_RegWrite),
15
      .Branch_Beq(ID_EX_Branch_Beq),
16
      .Branch_Bne(ID_EX_Branch_Bne),
17
      .Branch_Bge(ID_EX_Branch_Bge),
```

```
18
      .Branch_Blt(ID_EX_Branch_Blt),
19
      .Branch_Bgeu(ID_EX_Branch_Bgeu),
20
      .Branch_Bltu(ID_EX_Branch_Bltu),
21
      .MemRW(ID_EX_MemRW),
22
      .Jump(ID_EX_Jump),
23
      .wea(ID_EX_wea),
24
      .EX_MEM_PC(EX_MEM_PC),
25
      .EX_MEM_PC_Jal(EX_MEM_PC_Jal),
26
      .EX_MEM_ALU_out(EX_MEM_ALU_out),
27
      .EX_MEM_zero(EX_MEM_zero),
28
      .EX_MEM_Rs2_data(EX_MEM_Rs2_data),
29
      .EX_MEM_Rs2_addr(EX_MEM_Rs2_addr),
30
      .EX_MEM_IMM(EX_MEM_IMM),
31
      .EX_MEM_wt_addr(EX_MEM_wt_addr),
32
      .EX_MEM_Length(EX_MEM_Length),
33
      .EX_MEM_MemtoReg(EX_MEM_MemtoReg),
34
      .EX_MEM_RegWrite(EX_MEM_RegWrite),
35
      .EX_MEM_Branch_Beq(EX_MEM_Branch_Beq),
36
      .EX_MEM_Branch_Bne(EX_MEM_Branch_Bne),
37
      .EX_MEM_Branch_Bge(EX_MEM_Branch_Bge),
38
      .EX_MEM_Branch_Blt(EX_MEM_Branch_Blt),
39
      .EX_MEM_Branch_Bgeu(EX_MEM_Branch_Bgeu),
40
      .EX_MEM_Branch_Bltu(EX_MEM_Branch_Bltu),
41
      .EX_MEM_MemRW(EX_MEM_MemRW),
42
      .EX_MEM_Jump(EX_MEM_Jump),
43
      .EX_MEM_wea(EX_MEM_wea)
44 );
```

3. MEM阶段,利用 Reg EX MEM 寄存器信号进行MEM运算,后将WB、MEM 信号存入 Reg MEM WB 模块。可以看到寄存器保留了前一步WB控制信号和 寄存器值、立即数值、写入寄存器地址(传递到WB阶段使用)。输出信号新 增 PC next 信号表示之后跳转地址。

```
1 Reg_MEM_WB MEM_WB(
2 .clk(clk),
3 .rst(rst),
4 .PC(EX_MEM_PC),
```

```
5
      .ALU_out(EX_MEM_ALU_out),
 6
      .Data_in(Data_in),
 7
      .Imm(EX_MEM_Imm),
 8
      .Wt_addr(EX_MEM_Wt_addr),
 9
      .Length(EX_MEM_Length),
10
      .MemtoReg(EX_MEM_MemtoReg),
11
      .RegWrite(EX_MEM_RegWrite),
12
      .MEM_WB_PC(MEM_WB_PC),
13
      .MEM_WB_ALU_out(MEM_WB_ALU_out),
14
      .MEM_WB_Data_in(MEM_WB_Data_in),
15
      .MEM_WB_Imm(MEM_WB_Imm),
16
      .MEM_WB_Wt_addr(MEM_WB_Wt_addr),
17
      .MEM_WB_Length(MEM_WB_Length),
18
      .MEM_WB_MemtoReg(MEM_WB_MemtoReg),
19
      .MEM_WB_RegWrite(MEM_WB_RegWrite)
20
   );
21
   //----//
22
    always@(*)begin
23
     case(EX_MEM_Jump)
24
        2'b11: PC_next <= PC_Branch;
25
        2'b01: PC_next <= EX_MEM_PC_Jal;
26
        2'b10: PC_next <= {EX_MEM_ALU_out[31:1],1'b0};</pre>
27
      endcase
28 end
```

4. WB阶段,利用 Reg\_MEM\_WB 寄存器信号进行写入操作。利用WB控制信号和寄存器值、立即数值、写入寄存器地址(传递到Reg模块作为写入寄存器地址)来进行寄存器写入。其中写入寄存器的值由 MEM\_WB\_Length、MEM\_WB\_MemtoReg 共同决定。

```
1 Regs U1(
2 .clk(clk),
3 .rst(rst),
4 .Rs1_addr(inst_field[19:15]),
5 .Rs2_addr(inst_field[24:20]),
6 .wt_addr(MEM_WB_Wt_addr),
7 .wt_data(Wt_data),
```

```
8
      .RegWrite(MEM_WB_RegWrite),
 9
      .Rs1_data(Rs1_data),
10
      .Rs2_data(Rs2_data),
11 );
12
   //----//
13
    always@(*)begin
      case(MEM_WB_Length)//memtoreg
14
        3'b000:
15
16
        case(MEM_WB_ALU_out[1:0])
17
          2'b00:Tem_mem <= {24'b0,MEM_WB_Data_in[7:0]};</pre>
18
          2'b01:Tem_mem <= {24'b0,MEM_WB_Data_in[15:8]};
19
          2'b10:Tem_mem <= {24'b0,MEM_WB_Data_in[23:16]};
20
          2'b11:Tem_mem <= {24'b0,MEM_WB_Data_in[31:24]};
21
        endcase
22
        3'b001:
23
        case(MEM_WB_ALU_out[1:0])
24
          2'b00:Tem_mem <=
    {{24{MEM_WB_Data_in[7]}}, MEM_WB_Data_in[7:0]};
25
          2'b01:Tem_mem <=
    {{24{MEM_WB_Data_in[15]}}, MEM_WB_Data_in[15:8]};
26
          2'b10:Tem_mem <=
    {{24{MEM_WB_Data_in[23]}}, MEM_WB_Data_in[23:16]};
27
          2'b11:Tem_mem <=
    {{24{MEM_WB_Data_in[31]}}, MEM_WB_Data_in[31:24]};
28
        endcase
        3'b010:
29
        case(MEM_WB_ALU_out[1:0])
30
31
          2'b00:Tem_mem <= {16'b0,MEM_WB_Data_in[15:0]};
32
          2'b01:Tem_mem <= {16'b0,MEM_WB_Data_in[23:8]};
33
          2'b10:Tem_mem <= {16'b0,MEM_WB_Data_in[31:16]};
34
        endcase
        3'b011:
35
36
        case(MEM_WB_ALU_out[1:0])
37
          2'b00:Tem_mem <=
    {{16{MEM_WB_Data_in[15]}}, MEM_WB_Data_in[15:0]};
```

```
38
           2'b01:Tem_mem <=
    {{16{MEM_WB_Data_in[23]}}, MEM_WB_Data_in[23:8]};
39
           2'b10:Tem mem <=
    {{16{MEM_WB_Data_in[31]}}, MEM_WB_Data_in[31:16]};
40
        endcase
41
        3'b100:
42
         Tem_mem <= MEM_WB_Data_in;</pre>
43
      endcase
44
      case(MEM_WB_MemtoReg)
45
         3'b000: Wt_data <= MEM_WB_ALU_out;
46
        3'b001: Wt_data <= req_mem;</pre>
        3'b010: wt_data <= MEM_WB_PC+32'd4;</pre>
47
        3'b011: Wt_data <= MEM_WB_Imm<<12;</pre>
48
49
        3'b100: wt_data <= MEM_WB_PC+(MEM_WB_Imm<<12);</pre>
50
      endcase
51 end
```

# 1.4.2 Forwarding 处理数据冲突

数据冲突指在ALU阶段或是memory写入阶段读取的值并不是之前指令完整操作结束后的最新值。这里将用Frowarding操作将操作值更新,此处修改可以做到将load\_use冲突解决。

#### 1.4.2.1 冲突检测模块

这段代码定义了一个名为 Forwarding Ctrl 的Verilog模块,其功能是实现寄存器前递(Forwarding)控制。在CPU的流水线设计中,前递是一种减少数据相关(Data Hazard)的技术,它允许执行阶段(EX)直接使用未写回(WB)寄存器的数据,而不是等待数据从寄存器文件中写回。

# 输入信号:

- ID\_EX\_Rs1\_addr[4:0]: 取值1的寄存器地址,存在于指令解码(ID)阶段和执行(EX)阶段。
- ID EX Rs2 addr[4:0]: 取值2的寄存器地址,同样存在于ID和EX阶段。
- [EX MEM Wt addr[4:0]]: 执行(EX)阶段写回(Wt)的寄存器地址。
- MEM\_WB\_Wt\_addr[4:0]: 存储(MEM)和写回(WB)阶段写回的寄存器地址。

- EX MEM Rs2 addr[4:0]: 执行阶段取值2的寄存器地址。
- EX MEM RegWrite: 执行阶段的寄存器写回使能信号。
- MEM WB RegWrite:存储和写回阶段的寄存器写回使能信号。

#### 输出信号:

- For A[1:0]: 前递控制信号A,用于确定执行阶段的Rs1来源。
- For B[1:0]: 前递控制信号B, 用于确定执行阶段的Rs2来源。
- For M: 前递控制信号M, 用于确定存储阶段的Rs2来源。

#### 前递控制逻辑:

- 1. For A信号生成条件:
  - 如果EX\_MEM\_RegWrite为真,且ID\_EX\_Rs1\_addr等于
     EX\_MEM\_Wt\_addr,并且EX\_MEM\_Wt\_addr不是无效地址(非 5'b0),则For A设置为2'b01,表示Rs1应从前递路径获取数据。
  - 。 否则,如果MEM\_WB\_RegWrite 为真,且ID\_EX\_Rs1\_addr 等于MEM\_WB\_Wt\_addr,并且MEM\_WB\_Wt\_addr不是无效地址,则For A 设置为2'b10,表示Rs1应从上一个写回的寄存器获取数据。
  - 。 其他情况下, For A 设置为 2'b00, 表示不使用前递。

## 2. For B信号生成条件:

- 如果 EX\_MEM\_RegWrite 为真,且 ID\_EX\_Rs2\_addr 等于
   EX\_MEM\_Wt\_addr,并且 EX\_MEM\_Wt\_addr 不是无效地址,则 For\_B
   设置为 2'b01,表示Rs2应从前递路径获取数据。
- 。 否则,如果MEM\_WB\_RegWrite 为真,且ID\_EX\_Rs2\_addr 等于MEM\_WB\_Wt\_addr,并且MEM\_WB\_Wt\_addr不是无效地址,则For B设置为2'b10,表示Rs2应从上一个写回的寄存器获取数据。
- 。 其他情况下, For B 设置为 2'b00, 表示不使用前递。

## 3. For M信号生成条件:

- 如果 MEM\_WB\_RegWrite 为真,且 MEM\_WB\_Wt\_addr 等于
   EX\_MEM\_Rs2\_addr,则 For\_M 设置为 1'b1,表示MEM阶段的Rs2应从上一个写回的寄存器获取数据。
- 。 其他情况下, For M 设置为 1'b0, 表示不使用前递。

```
module Forwarding_Ctrl(
 1
 2
        input [4:0]ID_EX_Rs1_addr,
 3
        input [4:0]ID_EX_Rs2_addr,
 4
        input [4:0]EX_MEM_Wt_addr,
 5
        input [4:0]MEM_WB_Wt_addr,
 6
        input [4:0]EX_MEM_Rs2_addr,
 7
        input EX_MEM_RegWrite,
 8
        input MEM_WB_RegWrite,
 9
        output reg [1:0]For_A,
10
        output reg [1:0]For_B,
11
        output reg For_M
12
        );
13
        always@(*)begin
14
            if(EX_MEM_Regwrite && ID_EX_Rs1_addr == EX_MEM_wt_addr &&
    EX_MEM_Wt_addr != 5'b0)begin
15
                For_A <= 2'b01;
16
            end
17
            else if(MEM_WB_RegWrite && ID_EX_Rs1_addr == MEM_WB_Wt_addr
    && MEM_WB_Wt_addr != 5'b0)begin
18
                For_A <= 2'b10;
19
            end
20
            else begin
21
                For_A <= 2'b00;
22
            end
23
            if(EX_MEM_RegWrite &&ID_EX_Rs2_addr == EX_MEM_Wt_addr &&
    EX_MEM_Wt_addr != 5'b0)begin
24
                For_B <= 2'b01;
25
26
            else if(MEM_WB_RegWrite && ID_EX_Rs2_addr == MEM_WB_Wt_addr
    && MEM_WB_Wt_addr != 5'b0)begin
27
                For_B <= 2'b10;
28
            end
29
            else begin
30
                For_B <= 2'b00;
31
            end
```

```
32
           if(MEM_WB_RegWrite && MEM_WB_Wt_addr==EX_MEM_Rs2_addr)
    begin
33
                For_M <= 1'b1;
34
            end
35
            else begin
36
                For_M <= 1'b0;
37
            end
38
        end
   endmodule
39
```

#### 1. 4. 2. 2 解决Regs寄存器处数据冲突

通过 Forward A 、 Forward B 的信号的控制来决定ALU的两个运算单元。寄存器的算子来源有三个:前一步的流水线寄存器值、后一步MEM阶段将在下一步WB阶段的待写入寄存器的值、WB阶段的待写入寄存器的值。

第二个来源通过 Tem RegWrite 模块生成,输出结果和WB阶段流程基本一致

```
Forwarding_Ctrl forward_strl(
1
 2
      .ID_EX_Rs1_addr(ID_EX_Rs1_addr),
 3
     .ID_EX_Rs2_addr(ID_EX_Rs2_addr),
 4
     .EX_MEM_Wt_addr(EX_MEM_Wt_addr),
 5
     .MEM_WB_Wt_addr(MEM_WB_Wt_addr),
 6
     .EX_MEM_RegWrite(EX_MEM_RegWrite),
 7
     .MEM_WB_RegWrite(MEM_WB_RegWrite),
 8
     .EX_MEM_Rs2_addr(EX_MEM_Rs2_addr),
9
      .For_A(Forward_A),
10
     .For_B(Forward_B),
11
      .For_M(For_M)
12
   );
    //----//
13
   Tem_RegWrite Temreg(
14
15
      .MemtoReg(EX_MEM_MemtoReg),
16
      .Length(EX_MEM_Length),
17
      .Data_in(Data_in),
18
     .ALU_out(EX_MEM_ALU_out),
19
      .Imm(EX_MEM_Imm),
20
      .PC_out(EX_MEM_PC),
```

```
21
     .Tem_RegWrite(Tem_RegWrite)
22
   );
23 //----//
24 wire [31:0] Ior2;
25 wire [31:0] Forward_A_data, Forward_B_data;
26
   assign Forward_A_data = (Forward_A==2'b00)?ID_EX_Rs1_data:
   ((Forward_A==2'b01)?Tem_RegWrite:((Forward_A==2'b10)?
   Wt_data:32'b0));
27 assign Forward_B_data = (Forward_B==2'b00)?ID_EX_Rs2_data:
   ((Forward_B==2'b01)?Tem_RegWrite:((Forward_B==2'b10)?
   Wt_data:32'b0));
28
   assign Ior2 = ID_EX_ALUSrc_B? ID_EX_Imm: Forward_B_data;
   //----//
29
30
   ALU U3(
31
     .A(Forward_A_data),
32
    .B(Ior2),
33
    .ALU_operation(ID_EX_ALU_Control),
34
    .res(EX_ALU_out),
35
     .zero(zero)
36 );
```

• 仿真截图

#### 部分汇编码

这里的第五行使用寄存器x3作为运算算子,而x3的结果上一条刚刚算出来,这里的For B应该为1,最后结果x4正确结果为0x40000000



## 1.4.2.3 解决RAM处数据存储数据冲突

通过 Forward M 的信号的控制来决定RAM的存储值。

```
1
    Forwarding_Ctrl forward_strl(
 2
      .ID_EX_Rs1_addr(ID_EX_Rs1_addr),
 3
      .ID_EX_Rs2_addr(ID_EX_Rs2_addr),
 4
      .EX_MEM_Wt_addr(EX_MEM_Wt_addr),
 5
      .MEM_WB_Wt_addr(MEM_WB_Wt_addr),
 6
      .EX_MEM_RegWrite(EX_MEM_RegWrite),
 7
      .MEM_WB_RegWrite(MEM_WB_RegWrite),
 8
      .EX_MEM_Rs2_addr(EX_MEM_Rs2_addr),
 9
      .For_A(Forward_A),
10
      .For_B(Forward_B),
      .For_M(For_M)
11
12
    );
    //----//
13
14
    assign Data_out = Tem_Data;
15
    assign wea = Tem_wea;
16
    assign reg_Data_out = For_M?Wt_data:EX_MEM_Rs2_data;
    always@(*)begin
17
18
      case(EX_MEM_Length)//RAM
19
        3'b000:begin
20
          case(EX_MEM_ALU_out[1:0])
21
            2'b00: begin
22
              Tem_wea <= 4'b0001;
23
              Tem_Data <= {24'b0,reg_Data_out[7:0]};</pre>
24
            end
25
            2'b01: begin
```


```
26
               Tem_{wea} <= 4'b0010;
27
               Tem_Data <= {16'b0,reg_Data_out[7:0],8'b0};</pre>
             end
28
             2'b10: begin
29
30
               Tem_wea <= 4'b0100;
31
               Tem_Data <= {8'b0, reg_Data_out[7:0], 16'b0};</pre>
32
             end
             2'b11: begin
33
               Tem\_wea \ll 4'b1000;
34
35
               Tem_Data <= {reg_Data_out[7:0],24'b0};</pre>
36
             end
37
           endcase
38
        end
39
        3'b010:begin
40
           {\tt case}({\tt EX\_MEM\_ALU\_out[1:0]})
41
             2'b00: begin
               Tem_wea <= 4'b0011;
42
43
               Tem_Data <= {16'b0, reg_Data_out[15:0]};</pre>
44
             end
             2'b01: begin
45
               Tem_wea <= 4'b0110;
46
47
               Tem_Data <= {8'b0,reg_Data_out[15:0],8'b0};</pre>
48
             end
             2'b10: begin
49
               Tem_wea <= 4'b1100;
50
               Tem_Data <= {reg_Data_out[15:0],16'b0};</pre>
51
             end
52
53
           endcase
54
        end
55
        3'b100:begin
56
        Tem_wea <= 4'b1111;
57
        Tem_Data <= reg_Data_out;</pre>
        end
58
      endcase
59
60 end
```

#### • 仿真截图

#### 部分汇编码

```
1 and x27, x27, x29 # x27=FFEDCBA0
2 sw x27, 8(x18) # mem[0x28]=FFEDCBA0
3 lhu x27, 8(x18) # x27=0000CBA0
```

首先从x27的旧值在MEM阶段时钟下降沿写入内存,但是此时的x27是上一步还没更新完成的,此时需要将将要写入x27的值提前赋值给内存接口,即For M 应该为1'b1,选择Wt\_data 作为写入值。Wt\_data 应该为0xFFEDCBA0而不是之前的0xFFEDCBFF



#### 1.4.3 Branch Prediction处理结构冒险

使用branch prediction(分支预测)中的predict-not-taken(预测分支总是不发生)处理结构冒险。

我们假设分支跳转不会发生,所以动作流程和正常流水线行为一致,只有当分支确实发生时,我们将分支跳转之前的ID、EX阶段的控制信号全部置零即可,即将 Reg\_ID\_EX 中的控制信号置零即可。有个简单的办法,我们注意到rst信号可以将流水线的寄存器的存储值置零。分析 Jump 的编码含义我们很容易写出当 Branch (EX MEM Jump[0]^EX MEM Jump[1])时产生跳转。代码如下:

```
assign Branch = (EX_MEM_Branch_Beq&EX_MEM_zero)|(EX_MEM_Branch_Bne&
    (~EX_MEM_zero))|(EX_MEM_Branch_Blt&EX_MEM_ALU_out[0])|
    (EX_MEM_Branch_Bltu&EX_MEM_ALU_out[0])|(EX_MEM_Branch_Bge&
     (~EX_MEM_ALU_out[0]))|(EX_MEM_Branch_Bgeu&(~EX_MEM_ALU_out[0]));


//-----//
Reg_IF_ID IF_ID(
    .clk(clk),
```

```
5
       .rst(rst|Branch|(EX_MEM_Jump[0]^EX_MEM_Jump[1])),
    //省略其他端口
 6
 7
    );
 8
 9
    //----//
10
    Reg_ID_EX ID_EX(
11
       .clk(clk),
       . \texttt{rst}(\texttt{rst}|\texttt{Branch}|(\texttt{EX\_MEM\_Jump}[0] \land \texttt{EX\_MEM\_Jump}[1])) \,,
12
13
    //省略其他端口
14
    );
```

• 仿真截图

# 部分汇编码:

```
1 li x31, 0x666
2 j dummy
```



# 1.4.4 模块源代码

#### 1. 4. 4. 1 CSSTE. v

```
1
   module CSSTE(
 2
        input
                      clk_100mhz,
 3
        input
                      RSTN,
        input [3:0] BTN_y,
4
 5
        input [15:0] SW,
 6
        output [3:0] Blue,
 7
        output [3:0] Green,
8
        output [3:0] Red,
9
        output
                      HSYNC,
10
        output
                      VSYNC,
```

```
11
        output [15:0] LED_out,
12
       output [7:0] AN,
13
       output wire tx,
14
       output [7:0] segment
15
   );
16
   wire [3:0]U9_btnok;
17
   wire [15:0]U9_swok;
18
   wire U9_rst;
   wire [31:0]U8_clkdiv;
19
20
   wire U8_clkcpu;
21
   wire U10_cnt0,U10_cnt1,U10_cnt2;
22
   wire [31:0]U10_cntout;
23
   wire [31:0]U2_spo;
24
   wire U1_memrw;
25
   wire [31:0]U1_add;
26
   wire [31:0]U1_data;
27
   wire [31:0]U1_pc;
28
   wire [31:0]U3_douta;
   wire [31:0]U4_cpu;
29
   wire [31:0]U4_ramin;
30
31
   wire [9:0]U4_ramadd;
32
   wire U4_datawe,U4_gpiofwe,U4_gpioewe,U4_cntwe;
33
   wire [31:0]U4_pin;
34
   wire [7:0]U5_LEout;
35
   wire [7:0]U5_ptout;
36
   wire [31:0]U5_dispnum;
37
   wire [1:0]U7_cntset;
    SAnti_jitter U9(.clk(clk_100mhz), .RSTN(RSTN), .Key_y(BTN_y),
    .SW(SW),.BTN_OK(U9_btnok), .SW_OK(U9_swok), .rst(U9_rst));
39
40
   clk_div U8(.clk(clk_100mhz), .rst(U9_rst), .SW2(U9_swok[2]),
    .SW8(U9_swok[8]), .STEP(U9_swok[10]), .clkdiv(U8_clkdiv),
    .Clk_CPU(U8_clkcpu));
41
```

```
Counter_x U10(.clk(~U8_clkcpu), .rst(U9_rst), .clk0(U8_clkdiv[6]),
42
    .clk1(U8_clkdiv[9]), .clk2(U8_clkdiv[11]), .counter_we(U4_cntwe),
    .counter_val(U4_pin),.counter_ch(U7_cntset),
    . \verb|counter0_OUT(U10\_cnt0)|, .counter1_OUT(U10\_cnt1)|,
    .counter2_OUT(U10_cnt2), .counter_out(U10_cntout));
43
44
    ROM_1 U2(
45
        .a(U1_pc[11:2]),
46
        .spo(U2_spo)
47
        );
48
49
    wire [3:0]wea;
50
    wire
                 CPU_MIO;
51
    wire
    [31:0] Reg00, Reg01, Reg02, Reg03, Reg04, Reg05, Reg06, Reg07, Reg08, Reg09,
    Reg10, Reg11, Reg12, Reg13, Reg14, Reg15, Reg16, Reg17, Reg18, Reg19, Reg20,
    Reg21, Reg22, Reg23, Reg24, Reg25, Reg26, Reg27, Reg28, Reg29, Reg30, Reg31;
52
    SCPU_W_1 U1(
53
        .clk(U8_clkcpu),
54
        .rst(U9_rst),
55
        .inst_in(U2_spo),
56
        .Data_in(U3_douta),
57
        .MIO_ready(CPU_MIO),
58
        .MemRW(U1_memrw),
59
        .CPU_MIO(CPU_MIO),
60
        .PC\_out(U1\_pc),
61
        .Data_out(U1_data),
62
        .Addr_out(U1_add),
63
    .wea(wea),
64
    .Reg00(Reg00),
65
    .Reg01(Reg01),
    .Reg02(Reg02),
66
67
    .Reg03(Reg03),
68
    .Reg04(Reg04),
```

```
.Reg05(Reg05),.Reg06(Reg06),.Reg07(Reg07),.Reg08(Reg08),.Reg09(Reg
69
            09),.Reg10(Reg10),.Reg11(Reg11),.Reg12(Reg12),.Reg13(Reg13),.Reg14
             (Reg14),.Reg15(Reg15),.Reg16(Reg16),.Reg17(Reg17),.Reg18(Reg18),.R
            eg19 (Reg19) \, , \, .Reg20 (Reg20) \, , \, .Reg21 (Reg21) \, , \, .Reg22 (Reg22) \, , \, .Reg23 (Reg23) \, , \, .Reg23 (R
            ),.Reg24(Reg24),.Reg25(Reg25),.Reg26(Reg26),.Reg27(Reg27),.Reg28(R
            eg28),.Reg29(Reg29),.Reg30(Reg30),.Reg31(Reg31)
70
            );
71
72
            RAM_1 U3(
73
                          .clka(~U8_clkcpu),
74
                          .wea(\{4\{U1\_memrw\}\}\&wea),
75
                          .addra(U1\_add[11:2]),
76
                          .dina(U1_data),
77
                          .douta(U3_douta));
78
79
            MIO_BUS U4(
80
                          .clk(clk_100mhz),
81
                          .rst(U9_rst),
82
                          .BTN(U9_btnok),
83
                          .SW(U9_swok),
84
                          .mem_w(U1_memrw),
85
                          .Cpu_data2bus(U1_data),
86
                          .addr_bus(U1_add),
87
                          .ram_data_out(U3_douta),
88
                          .led_out(LED_out),
89
                          .counter_out(U10_cntout),
90
                          .counter0_out(U10_cnt0),
91
                          .counter1_out(U10_cnt1),
92
                          .counter2_out(U10_cnt2),
93
                          .Cpu_data4bus(U4_cpu),
94
                          .ram_data_in(U4_ramin),
                          .ram_addr(U4_ramadd),
95
96
                          .data_ram_we(U4_datawe),
97
                          .GPIOf0000000_we(U4_gpiofwe),
                          .GPIOe0000000_we(U4_gpioewe),
98
99
                          .counter_we(U4_cntwe),
```

```
100
         .Peripheral_in(U4_pin));
101
102
     Multi_8CH32 U5(.clk(~U8_clkcpu), .rst(U9_rst), .EN(U4_gpioewe),
     .Test(U9_swok[7:5]), .point_in({U8_clkdiv,U8_clkdiv}),
     .LES(64'b0), .Data0(U4_pin), .data1({2'b0,U1_pc[31:2]}),
     .data2(U2_spo), .data3(U10_cntout), .data4(U1_add),
     .data5(U1_data), .data6(U4_cpu), .data7(U1_pc),
     .point_out(U5_ptout), .LE_out(U5_LEout), .Disp_num(U5_dispnum));
103
104
     Seg7_Dev_0
     U6(.disp_num(U5_dispnum),.point(U5_ptout),.les(U5_LEout),.scan(U8_
     clkdiv[18:16]),.AN(AN),.segment(segment));
105
106
     SPIO U7(.clk(~U8_clkcpu), .rst(U9_rst), .Start(U8_clkdiv[20]),
     .EN(U4_gpiofwe), .P_Data(U4_pin), .counter_set(U7_cntset),
     .LED_out(LED_out));
107
108
     UART uart_inst(
109
         .clk(clk_100mhz),
110
         .rst(SW[0]),
111
         .tx(tx),
112
         .pc(U1_pc),
113
         .inst(U2_spo),
114
         .x0(Reg00),
115
     .ra(Reg01), .sp(Reg02), .gp(Reg03), .tp(Reg04), .t0(Reg05), .t1(Reg06),
     . \verb|t2(Reg07)|, .s0(Reg08)|, .s1(Reg09)|, .a0(Reg10)|, .a1(Reg11)|, .a2(Reg12)|, \\
     .a3(Reg13),
116
     .a4(Reg14),.a5(Reg15),.a6(Reg16),.a7(Reg17),.s2(Reg18),.s3(Reg19),
     .s4(Reg20),.s5(Reg21),.s6(Reg22),.s7(Reg23),.s8(Reg24),.s9(Reg25),
     .s10(Reg26),
117
         .s11(Reg27),.t3(Reg28),.t4(Reg29),.t5(Reg30),.t6(Reg31)
118
         );
     endmodule
119
```

#### 1. 4. 4. 2 SCPU\_W\_1. v

```
1
    module SCPU_W_1(
 2
      input wire clk.
 3
      input wire rst,
      input wire MIO_ready,
 4
 5
      input wire [31:0]inst_in,
      input wire [31:0]Data_in,
 6
 7
      output wire CPU_MIO,
      output wire MemRW,
 8
9
      output wire [31:0]PC_out,
10
      output wire [31:0]Data_out,
      output wire [31:0]Addr_out,
11
      output wire [3:0]wea,
12
13
      output wire [31:0] Reg00,
14
      output wire [31:0] Reg01,
15
      output wire [31:0] Reg02,
16
      output wire[31:0] Reg03,
17
      output wire[31:0] Reg04,
18
      output wire[31:0] Reg05,
19
      output wire[31:0] Reg06,
      output wire[31:0] Reg07,
20
21
      output wire[31:0] Reg08,
22
      output wire[31:0] Reg09,
23
      output wire[31:0] Reg10,
24
      output wire[31:0] Reg11,
25
      output wire[31:0] Reg12,
26
      output wire[31:0] Reg13,
27
      output wire[31:0] Reg14,
28
      output wire[31:0] Reg15,
29
      output wire[31:0] Reg16,
30
      output wire[31:0] Reg17,
31
      output wire[31:0] Reg18,
32
      output wire[31:0] Reg19,
33
      output wire[31:0] Reg20,
34
      output wire[31:0] Reg21,
```

```
35
      output wire[31:0] Reg22,
36
      output wire[31:0] Reg23,
      output wire[31:0] Reg24,
37
38
      output wire[31:0] Reg25,
39
      output wire[31:0] Reg26,
40
      output wire[31:0] Reg27,
41
      output wire[31:0] Reg28,
      output wire[31:0] Reg29,
42
43
      output wire[31:0] Reg30,
      output wire[31:0] Reg31
44
45
    );
46
47
      DataPath_W DataPath1(
48
        .clk(clk),
49
        .rst(rst),
        .OPcode(inst_in[6:2]),
50
51
        .Fun3(inst_in[14:12]),
52
        .Fun7(inst_in[30]),
53
        .MIO_ready(MIO_ready),
54
        .inst_field(inst_in),
55
        .Data_in(Data_in),
56
        .EX_MEM_MemRW(MemRW),
57
        .PC_out(PC_out),
58
        .Data_out(Data_out),
59
        .EX_MEM_ALU_out(Addr_out),
60
        .wea(wea),
61
        .Reg00(Reg00),
62
        .Reg01(Reg01),
        .Reg02(Reg02),
63
64
        .Reg03(Reg03),
65
        .Reg04(Reg04),
66
        .Reg05(Reg05),
        .Reg06(Reg06),
67
68
        .Reg07(Reg07),
69
        .Reg08(Reg08),
70
        .Reg09(Reg09),
```

```
71
        .Reg10(Reg10),
72
        .Reg11(Reg11),
73
        .Reg12(Reg12),
74
        .Reg13(Reg13),
75
        .Reg14(Reg14),
76
        .Reg15(Reg15),
77
        .Reg16(Reg16),
78
        .Reg17(Reg17),
79
        .Reg18(Reg18),
80
        .Reg19(Reg19),
        .Reg20(Reg20),
81
82
        .Reg21(Reg21),
        .Reg22(Reg22),
83
84
        .Reg23(Reg23),
85
        .Reg24(Reg24),
        .Reg25(Reg25),
86
87
        .Reg26(Reg26),
88
        .Reg27(Reg27),
89
        .Reg28(Reg28),
        .Reg29(Reg29),
90
91
        .Reg30(Reg30),
92
        .Reg31(Reg31)
93
        );
94
    endmodule
```

# 1.4.4.3 SCPU\_ctrl\_W.v

```
module SCPU_ctrl_W(
1
2
      input [4:0]
                         OPcode,
 3
      input [2:0]
                         Fun3,
4
      input
                         Fun7,
 5
      input
                         MIO_ready,
      output reg [2:0]
                        ImmSel,
 6
 7
      output reg
                         ALUSrc_B,
      output reg [2:0]
8
                         MemtoReg,
9
      output reg [1:0]
                              Jump,
10
      output reg
                         Branch_Beq,
```

```
11
      output reg
                          Branch_Bne,
12
      output reg
                          Branch_Blt,
13
      output reg
                          Branch_Bltu,
14
      output reg
                          Branch_Bge,
15
      output reg
                          Branch_Bgeu,
16
      output reg [2:0]
                          Length,
17
                          RegWrite,
      output reg
18
      output reg
                          MemRW,
19
      output reg [3:0] ALU_Control,
20
      output reg
                          CPU_MIO
21
        );
22
    always@(*)begin
23
        case(OPcode)
24
             5'b01100:begin
25
                 ImmSel <= 3'b000;</pre>
26
                 ALUSrc_B <= 1'b0;
27
                 MemtoReg \ll 3'b000;
                 Jump \leftarrow 2'b00;
28
29
                 Branch_Beq <= 1'b0;</pre>
30
                 Branch_Bne <= 1'b0;</pre>
31
                 Branch_Blt <= 1'b0;</pre>
                 Branch_Bltu <= 1'b0;</pre>
32
                 Branch_Bge <= 1'b0;</pre>
33
34
                 Branch_Bgeu <= 1'b0;</pre>
35
                 Length <= 3'b000;
                 RegWrite <= 1'b1;</pre>
36
37
                 MemRW \ll 1'b0;
38
                 CPU_MIO <= 1'b0;
                 case(Fun3)
39
40
                      3'b000: ALU_Control <= Fun7?4'b0001:4'b0000;
41
                      3'b001: ALU_Control <= 4'b0010;
42
                      3'b010: ALU_Control <= 4'b0011;
43
                      3'b011: ALU_Control <= 4'b0100;
                      3'b100: ALU_Control <= 4'b0101;
44
                      3'b101: ALU_Control <= Fun7?4'b0111:4'b0110;
45
                      3'b110: ALU_Control <= 4'b1000;
46
```

```
47
                      3'b111: ALU_Control <= 4'b1001;
48
                  endcase
49
             end
50
             5'b00100: begin
51
                  ImmSel <= 3'b000;</pre>
52
                  ALUSrc_B <= 1'b1;
53
                  MemtoReg <= 3'b000;</pre>
                  Jump <= 2'b00;
54
55
                  Branch_Beq <= 1'b0;</pre>
56
                  Branch_Bne <= 1'b0;</pre>
                  Branch_Blt <= 1'b0;</pre>
57
                  Branch_Bltu <= 1'b0;</pre>
58
                  Branch_Bge <= 1'b0;</pre>
59
60
                  Branch_Bgeu <= 1'b0;</pre>
61
                  Length <= 3'b000;
62
                  RegWrite <= 1'b1;</pre>
63
                  MemRW \ll 1'b0;
                  CPU\_MIO \ll 1'b0;
64
65
                  case(Fun3)
                       3'b000: ALU_Control <= 4'b0000;
66
67
                       3'b001: ALU_Control <= 4'b0010;
                       3'b010: ALU_Control <= 4'b0011;
68
                       3'b011: ALU_Control <= 4'b0100;
69
70
                       3'b100: ALU_Control <= 4'b0101;
71
                       3'b101: ALU_Control <= Fun7?4'b0111:4'b0110;</pre>
72
                       3'b110: ALU_Control <= 4'b1000;
73
                       3'b111: ALU_Control <= 4'b1001;
74
                  endcase
75
             end
76
             5'b00000:begin
77
                  ImmSel <= 3'b000;</pre>
78
                  ALUSrc_B <= 1'b1;
79
                  MemtoReg <= 3'b001;</pre>
                  Jump <= 2'b00;
80
                  Branch_Beq <= 1'b0;</pre>
81
                  Branch_Bne <= 1'b0;</pre>
82
```

```
83
                   Branch_Blt <= 1'b0;</pre>
 84
                   Branch_Bltu <= 1'b0;</pre>
 85
                   Branch_Bge <= 1'b0;</pre>
 86
                   Branch_Bgeu <= 1'b0;</pre>
                   RegWrite <= 1'b1;</pre>
 88
                   MemRW \ll 1'b0;
 89
                   CPU_MIO <= 1'b0;</pre>
                   ALU_Control <= 4'b0000;
 90
 91
                   case(Fun3)
                        3'b000: Length <= 3'b001;
 92
                        3'b001: Length <= 3'b011;
 93
                        3'b010: Length <= 3'b100;
 94
                        3'b100: Length <= 3'b000;
 95
 96
                        3'b101: Length <= 3'b010;
 97
                   endcase
 98
               end
               5'b11001:begin
 99
100
                   ImmSel <= 3'b000;</pre>
                   ALUSrc_B <= 1'b1;
101
                   MemtoReg <= 3'b010;</pre>
102
103
                   Jump <= 2'b10;
104
                   Branch_Beq <= 1'b0;</pre>
                   Branch_Bne <= 1'b0;</pre>
105
106
                   Branch_Blt <= 1'b0;</pre>
107
                   Branch_Bltu <= 1'b0;</pre>
108
                   Branch_Bge <= 1'b0;</pre>
109
                   Branch_Bgeu <= 1'b0;</pre>
                   Length <= 3'b000;
110
                   RegWrite <= 1'b1;</pre>
111
112
                   MemRW \ll 1'b0;
113
                   CPU_MIO <= 1'b1;</pre>
114
                   ALU_Control <= 4'b0000;
115
               end
               5'b01000:begin
116
117
                    ImmSel <= 3'b001;</pre>
118
                   ALUSrc_B <= 1'b1;
```

```
119
                   MemtoReg <= 3'b001;</pre>
120
                   Jump \leftarrow 2'b00;
121
                   Branch_Beq <= 1'b0;</pre>
122
                   Branch_Bne <= 1'b0;</pre>
                   Branch_Blt <= 1'b0;</pre>
123
124
                   Branch_Bltu <= 1'b0;</pre>
125
                   Branch_Bge <= 1'b0;</pre>
126
                   Branch_Bgeu <= 1'b0;</pre>
127
                   RegWrite <= 1'b0;</pre>
128
                   MemRW \leftarrow 1'b1;
129
                   CPU_MIO <= 1'b0;
130
                   ALU_Control <= 4'b0000;
131
                   case(Fun3)
132
                        3'b000: Length <= 3'b000;
133
                        3'b001: Length <= 3'b010;
134
                        3'b010: Length <= 3'b100;
135
                   endcase
136
              end
137
               5'b11000:begin
138
                   ImmSel <= 3'b010;</pre>
139
                   ALUSrc_B <= 1'b0;
140
                   MemtoReq \leq 3'b000;
                   Jump <= 2'b11;
141
142
                   Branch\_Beq <= (Fun3 == 3'b000)?1'b1:1'b0;
143
                   Branch_Bne <= (Fun3 == 3'b001)?1'b1:1'b0;
144
                   Branch_Blt <= (Fun3 == 3'b100)?1'b1:1'b0;</pre>
145
                   Branch_Bltu <= (Fun3 == 3'b110)?1'b1:1'b0;</pre>
                   Branch_Bge <= (Fun3 == 3'b101)?1'b1:1'b0;</pre>
146
                   Branch_Bgeu <= (Fun3 == 3'b111)?1'b1:1'b0;</pre>
147
148
                   Length <= 3'b000;
149
                   RegWrite <= 1'b0;</pre>
150
                   MemRW \ll 1'b0;
                   CPU_MIO <= 1'b0;
151
152
                   case(Fun3)
                        3'b000: ALU_Control <= 4'b0001;
153
                        3'b001: ALU_Control <= 4'b0001;
154
```

```
155
                         3'b100: ALU_Control <= 4'b0011;
156
                         3'b101: ALU_Control <= 4'b0011;
157
                         3'b110: ALU_Control <= 4'b0100;
158
                         3'b111: ALU_Control <= 4'b0100;
159
                    endcase
160
               end
161
               5'b11011:begin
162
                    ImmSel <= 3'b100;</pre>
163
                    ALUSrc_B <= 1'b1;
                    MemtoReg <= 3'b010;</pre>
164
                    Jump \leftarrow 2'b01;
165
166
                    Branch_Beq <= 1'b0;</pre>
                    Branch_Bne <= 1'b0;</pre>
167
168
                    Branch_Blt <= 1'b0;</pre>
169
                    Branch_Bltu <= 1'b0;</pre>
170
                    Branch_Bge <= 1'b0;</pre>
171
                    Branch_Bgeu <= 1'b0;</pre>
172
                    Length <= 3'b000;</pre>
                    RegWrite <= 1'b1;</pre>
173
174
                    MemRW \ll 1'b0;
175
                    CPU\_MIO \ll 1'b0;
                    ALU_Control <= 4'b0000;
176
177
               end
178
               5'b01101:begin
179
                    ImmSel <= 3'b011;</pre>
180
                    ALUSrc_B <= 1'b0;
181
                    MemtoReg <= 3'b011;</pre>
                    Jump \leftarrow 2'b00;
182
183
                    Branch_Beq <= 1'b0;</pre>
184
                    Branch_Bne <= 1'b0;</pre>
185
                    Branch_Blt <= 1'b0;</pre>
186
                    Branch_Bltu <= 1'b0;</pre>
187
                    Branch_Bge <= 1'b0;</pre>
                    Branch_Bgeu <= 1'b0;</pre>
188
                    Length <= 3'b000;
189
190
                    RegWrite <= 1'b1;</pre>
```

```
191
                    MemRW \ll 1'b0;
192
                    CPU\_MIO \ll 1'b0;
193
                    ALU_Control <= 4'b0000;
194
               end
195
               5'b00101:begin
196
                    ImmSel <= 3'b011;</pre>
197
                    ALUSrc_B <= 1'b0;
198
                    MemtoReg <= 3'b100;</pre>
199
                    Jump \leftarrow 2'b00;
                    Branch_Beq <= 1'b0;</pre>
200
                    Branch_Bne <= 1'b0;</pre>
201
                    Branch_Blt <= 1'b0;</pre>
202
203
                    Branch_Bltu <= 1'b0;</pre>
204
                    Branch_Bge <= 1'b0;</pre>
205
                    Branch_Bgeu <= 1'b0;</pre>
                    Length <= 3'b000;</pre>
206
207
                    RegWrite <= 1'b1;</pre>
208
                    MemRW \ll 1'b0;
209
                    CPU\_MIO \Leftarrow 1'b0;
                    ALU_Control <= 4'b0000;
210
211
               end
212
           endcase
213
     end
214 endmodule
```

# 1. 4. 4. 4 DataPath\_W. v

```
module DataPath_W(
1
2
      input clk,
 3
      input rst,
4
      input [4:0]
                        OPcode,
      input [2:0]
                        Fun3,
      input
 6
                        Fun7,
 7
      input
                        MIO_ready,
      input [31:0]inst_field,//instruction field
8
9
      input [31:0]Data_in,//memory in data
10
      output wire EX_MEM_MemRW,
```

```
11
      output reg [31:0]PC_out,//next PC/NOW PC
12
      output wire [31:0]Data_out,//store data out
13
      output wire [31:0]EX_MEM_ALU_out,//ADDR OF MEM
14
      output wire [3:0]wea,
15
      output [31:0] Reg00,
16
      output [31:0] Reg01,
17
      output [31:0] Reg02,
18
      output [31:0] Reg03,
19
      output [31:0] Reg04,
20
      output [31:0] Reg05,
21
      output [31:0] Reg06,
22
      output [31:0] Reg07,
23
      output [31:0] Reg08,
24
      output [31:0] Reg09,
25
      output [31:0] Reg10,
26
      output [31:0] Reg11,
27
      output [31:0] Reg12,
      output [31:0] Reg13,
28
29
      output [31:0] Reg14,
30
      output [31:0] Reg15,
31
      output [31:0] Reg16,
32
      output [31:0] Reg17,
33
      output [31:0] Reg18,
34
      output [31:0] Reg19,
35
      output [31:0] Reg20,
      output [31:0] Reg21,
36
37
      output [31:0] Reg22,
38
      output [31:0] Reg23,
39
      output [31:0] Reg24,
40
      output [31:0] Reg25,
41
      output [31:0] Reg26,
42
      output [31:0] Reg27,
      output [31:0] Reg28,
43
44
      output [31:0] Reg29,
45
      output [31:0] Reg30,
46
      output [31:0] Reg31
```

```
47 );
48 initial begin
    PC_out <= 32'd0;
49
   end
50
51
52
   wire [1:0] EX_MEM_Jump;
53
   wire Branch;
   wire [31:0]IF_ID_inst_field,IF_ID_PC;
54
   wire [2:0]IF_ID_Fun3;
55
56 wire IF_ID_Fun7;
57 wire [4:0]IF_ID_OPcode;
58
   Reg_IF_ID IF_ID(
59
     .clk(clk),
60
     .rst(rst|Branch|(EX_MEM_Jump[0]^EX_MEM_Jump[1])),
61
     .PC(PC_out),
62
     .inst_field(inst_field),
63
     .IF_ID_PC(IF_ID_PC),
     .IF_ID_inst_field(IF_ID_inst_field),
64
65
     .IF_ID_Fun3(IF_ID_Fun3),
66
     .IF_ID_OPcode(IF_ID_OPcode),
67
     .IF_ID_Fun7(IF_ID_Fun7)
68
   );
69
70 wire [2:0] ImmSel;
71 wire ALUSrc_B;
72 wire [2:0] MemtoReg;
73
   wire [1:0] Jump;
74
    Branch_Beq, Branch_Bne, Branch_Blt, Branch_Bltu, Branch_Bge, Branch_Bge
    u;
75 wire [2:0] Length;
76 wire RegWrite;
77
78
   wire [3:0] ALU_Control;
79
   wire CPU_MIO;
80
   wire MemRW;
```

```
81
     SCPU_ctrl_W SCPU_CTRL(
 82
       .OPcode(IF_ID_OPcode),
 83
      .Fun3(IF_ID_Fun3),
      .Fun7(IF_ID_Fun7),
 84
 85
       .MIO_ready(MIO_ready),
 86
       .ImmSel(ImmSel),
 87
       .ALUSrc_B(ALUSrc_B),
 88
       .MemtoReg(MemtoReg),
 89
       .Jump(Jump),
 90
       .Branch_Beq(Branch_Beq),
 91
       .Branch_Bne(Branch_Bne),
 92
       .Branch_Blt(Branch_Blt),
 93
       .Branch_Bltu(Branch_Bltu),
 94
       .Branch_Bge(Branch_Bge),
 95
       .Branch_Bgeu(Branch_Bgeu),
 96
      .Length(Length),
 97
       .RegWrite(RegWrite),
98
      .MemRW(MemRW),
 99
       .ALU_Control(ALU_Control),
100
       .CPU_MIO(CPU_MIO)
101
    );
102
     wire [31:0] Rs1_data, Rs2_data;
103
104
     reg [31:0]Wt_data;
105
     wire [4:0] MEM_WB_Wt_addr;
106
     wire MEM_WB_RegWrite;
107
108
     wire [1:0]Forward_A,Forward_B;
     Regs U1(
109
110
     .clk(clk),
111
     .rst(rst),
112
     .Rs1_addr(IF_ID_inst_field[19:15]),
113
     .Rs2_addr(IF_ID_inst_field[24:20]),
114
     .Wt_addr(MEM_WB_Wt_addr),
115
     .Wt_data(Wt_data),
116
     .RegWrite(MEM_WB_RegWrite),
```

```
117
     .Rs1_data(Rs1_data),
118
     .Rs2_data(Rs2_data),
119
     .Reg00(Reg00),
120
     .Reg01(Reg01),
121
     .Reg02(Reg02),
122
     .Reg03(Reg03),
123
     .Reg04(Reg04),
124
     .Reg05(Reg05),
125
     .Reg06(Reg06),
126
     .Reg07(Reg07),
127
     .Reg08(Reg08),
128
     .Reg09(Reg09),
129
     .Reg10(Reg10),
130
     .Reg11(Reg11),
131
     .Reg12(Reg12),
132
     .Reg13(Reg13),
133
     .Reg14(Reg14),
134
     .Reg15(Reg15),
135
     .Reg16(Reg16),
136
     .Reg17(Reg17),
137
     .Reg18(Reg18),
138
     .Reg19(Reg19),
     .Reg20(Reg20),
139
140
     .Reg21(Reg21),
141
     .Reg22(Reg22),
142
     .Reg23(Reg23),
143
     .Reg24(Reg24),
144
     .Reg25(Reg25),
145
     .Reg26(Reg26),
146
     .Reg27(Reg27),
147
     .Reg28(Reg28),
148
     .Reg29(Reg29),
149
     .Reg30(Reg30),
150
     .Reg31(Reg31)
151
     );
152
     //building
```

```
153 wire [31:0] Imm_out;
154
    ImmGen U2(
      .inst_field(IF_ID_inst_field),
155
156
      .ImmSel(ImmSel),
157
      .Imm_out(Imm_out)
158
    );
159
160
    wire [31:0]ID_EX_PC,ID_EX_Rs1_data,ID_EX_Rs2_data,ID_EX_Imm;
161
    wire [2:0]ID_EX_Length,ID_EX_MemtoReg;
162
     wire ID_EX_RegWrite;
163
     wire
     ID_EX_Branch_Beq,ID_EX_Branch_Bne,ID_EX_Branch_Blt,ID_EX_Branch_Bl
     tu,ID_EX_Branch_Bge,ID_EX_Branch_Bgeu;
164
    wire ID_EX_MemRW;
165
    wire [1:0]ID_EX_Jump;
166
167
     wire [3:0]ID_EX_wea;
168
    wire [3:0]ID_EX_ALU_Control;
169
    wire ID_EX_ALUSrc_B;
170
    wire [4:0]ID_EX_Wt_addr,ID_EX_Rs1_addr,ID_EX_Rs2_addr;
171
172
    Reg_ID_EX ID_EX(
173
      .clk(clk),
174
      .rst(rst|Branch|(EX_MEM_Jump[0]^EX_MEM_Jump[1])),
175
      .PC(IF_ID_PC),
      .Rs1_addr(IF_ID_inst_field[19:15]),
176
177
      .Rs2_addr(IF_ID_inst_field[24:20]),
178
      .Rs1_data(Rs1_data),
179
      .Rs2_data(Rs2_data),
180
      .Imm(Imm_out),
181
      .Wt_addr(IF_ID_inst_field[11:7]),
182
      .Length(Length),
183
      .MemtoReg(MemtoReg),
184
      .RegWrite(RegWrite),
185
      .Branch_Beq(Branch_Beq),
186
       .Branch_Bne(Branch_Bne),
```

```
187
       .Branch_Bge(Branch_Bge),
188
       .Branch_Blt(Branch_Blt),
189
       .Branch_Bgeu(Branch_Bgeu),
190
       .Branch_Bltu(Branch_Bltu),
191
       .MemRW(MemRW),
192
       .Jump(Jump),
193
       .wea(wea),
194
       .ALU_Control(ALU_Control),
195
       .ALUSrc_B(ALUSrc_B),
196
      .ID_EX_PC(ID_EX_PC),
197
      .ID_EX_Rs1_data(ID_EX_Rs1_data),
198
       .ID_EX_Rs2_data(ID_EX_Rs2_data),
199
       .ID_EX_IMM(ID_EX_IMM),
200
       .ID_EX_Length(ID_EX_Length),
201
       .ID_EX_MemtoReg(ID_EX_MemtoReg),
202
       .ID_EX_RegWrite(ID_EX_RegWrite),
203
       .ID_EX_Branch_Beq(ID_EX_Branch_Beq),
204
       .ID_EX_Branch_Bne(ID_EX_Branch_Bne),
205
       .ID_EX_Branch_Bge(ID_EX_Branch_Bge),
206
       .ID_EX_Branch_Blt(ID_EX_Branch_Blt),
207
       .ID_EX_Branch_Bgeu(ID_EX_Branch_Bgeu),
208
       .ID_EX_Branch_Bltu(ID_EX_Branch_Bltu),
209
       .ID_EX_MemRW(ID_EX_MemRW),
210
       .ID_EX_Jump(ID_EX_Jump),
211
       .ID_EX_wea(ID_EX_wea),
212
       .ID_EX_ALU_Control(ID_EX_ALU_Control),
213
      .ID_EX_ALUSrc_B(ID_EX_ALUSrc_B),
214
      .ID_EX_Rs1_addr(ID_EX_Rs1_addr),
215
       .ID_EX_Rs2_addr(ID_EX_Rs2_addr),
216
       .ID_EX_Wt_addr(ID_EX_Wt_addr)
217
     );
218
    wire [31:0] Ior2;
219
220
     wire [31:0] Forward_A_data, Forward_B_data;
```

```
221 assign Forward_A_data = (Forward_A==2'b00)?ID_EX_Rs1_data:
     ((Forward_A==2'b01)?Tem_RegWrite:((Forward_A==2'b10)?
     Wt_data:32'b0));
    assign Forward_B_data = (Forward_B==2'b00)?ID_EX_Rs2_data:
222
     ((Forward_B==2'b01)?Tem_RegWrite:((Forward_B==2'b10)?
     Wt_data:32'b0));
223
    assign Ior2 = ID_EX_ALUSrc_B? ID_EX_Imm: Forward_B_data;
224
    wire zero;
225
    wire [31:0] EX_ALU_out;
226
    wire [31:0] Tem_RegWrite;
227
    ALU U3(
228
      .A(Forward_A_data),
229
     .B(Ior2),
230
      .ALU_operation(ID_EX_ALU_Control),
231
      .res(EX_ALU_out),
232
      .zero(zero)
233
    );
234
    wire [31:0] PC_Jal;
     assign PC_Jal = ID_EX_PC+ID_EX_Imm;
235
236
237
    wire [31:0] EX_MEM_PC,EX_MEM_PC_Jal,EX_MEM_Rs2_data,EX_MEM_Imm;
238
     wire [4:0] EX_MEM_Wt_addr, EX_MEM_Rs2_addr;
239
     wire EX_MEM_zero;
240
    wire
     EX_MEM_Branch_Beq, EX_MEM_Branch_Bne, EX_MEM_Branch_Blt, EX_MEM_Branc
     h_Bltu,EX_MEM_Branch_Bge,EX_MEM_Branch_Bgeu;
    wire [2:0] EX_MEM_Length, EX_MEM_MemtoReg;
241
242
     wire EX_MEM_RegWrite;
243
244
     wire [3:0] EX_MEM_wea;
245
     Reg_EX_MEM EX_MEM(
246
      .clk(clk),
247
      .rst(rst),
      .PC(ID_EX_PC),
248
249
      .PC_Jal(PC_Jal),
250
      .ALU_out(EX_ALU_out),
```

```
251
       .zero(zero),
252
       .Rs2_data(ID_EX_Rs2_data),
253
       .Rs2_addr(ID_EX_Rs2_addr),
254
       .Imm(ID_EX_Imm),
255
       .Wt_addr(ID_EX_Wt_addr),
256
       .Length(ID_EX_Length),
257
       .MemtoReg(ID_EX_MemtoReg),
258
       .RegWrite(ID_EX_RegWrite),
259
       .Branch_Beq(ID_EX_Branch_Beq),
260
       .Branch_Bne(ID_EX_Branch_Bne),
261
       .Branch_Bge(ID_EX_Branch_Bge),
262
       .Branch_Blt(ID_EX_Branch_Blt),
263
       .Branch_Bgeu(ID_EX_Branch_Bgeu),
264
       .Branch_Bltu(ID_EX_Branch_Bltu),
265
       .MemRW(ID_EX_MemRW),
266
       .Jump(ID_EX_Jump),
267
       .wea(ID_EX_wea),
268
       .EX_MEM_PC(EX_MEM_PC),
269
       .EX_MEM_PC_Jal(EX_MEM_PC_Jal),
270
       .EX_MEM_ALU_out(EX_MEM_ALU_out),
271
       .EX_MEM_zero(EX_MEM_zero),
272
       .EX_MEM_Rs2_data(EX_MEM_Rs2_data),
273
       .EX_MEM_Rs2_addr(EX_MEM_Rs2_addr),
274
       .EX_MEM_IMM(EX_MEM_IMM),
275
       .EX_MEM_Wt_addr(EX_MEM_Wt_addr),
276
       .EX_MEM_Length(EX_MEM_Length),
277
       .EX_MEM_MemtoReg(EX_MEM_MemtoReg),
278
       .EX_MEM_RegWrite(EX_MEM_RegWrite),
279
       .EX_MEM_Branch_Beq(EX_MEM_Branch_Beq),
280
       .EX_MEM_Branch_Bne(EX_MEM_Branch_Bne),
281
       .EX_MEM_Branch_Bge(EX_MEM_Branch_Bge),
282
       .EX_MEM_Branch_Blt(EX_MEM_Branch_Blt),
283
       .EX_MEM_Branch_Bgeu(EX_MEM_Branch_Bgeu),
284
       .EX_MEM_Branch_Bltu(EX_MEM_Branch_Bltu),
285
       .EX_MEM_MemRW(EX_MEM_MemRW),
286
       .EX_MEM_Jump(EX_MEM_Jump),
```

```
287
       .EX_MEM_wea(EX_MEM_wea)
288
    );
289
290
291
     Tem_RegWrite Temreg(
292
       .MemtoReg(EX_MEM_MemtoReg),
293
      .Length(EX_MEM_Length),
294
      .Data_in(Data_in),
295
      .ALU_out(EX_MEM_ALU_out),
      .Imm(EX_MEM_Imm),
296
297
      .PC_out(EX_MEM_PC),
298
      .Tem_RegWrite(Tem_RegWrite)
299
     );
300
     wire [31:0] MEM_WB_PC,MEM_WB_ALU_out,MEM_WB_Data_in,MEM_WB_Imm;
301
302
     wire [2:0] MEM_WB_Length, MEM_WB_MemtoReg;
303
304
     Reg_MEM_WB MEM_WB(
305
       .clk(clk),
306
      .rst(rst),
307
      .PC(EX_MEM_PC),
308
       .ALU_out(EX_MEM_ALU_out),
309
      .Data_in(Data_in),
310
      .Imm(EX_MEM_Imm),
311
      .Wt_addr(EX_MEM_Wt_addr),
312
       .Length(EX_MEM_Length),
313
       .MemtoReg(EX_MEM_MemtoReg),
314
      .RegWrite(EX_MEM_RegWrite),
315
       .MEM_WB_PC(MEM_WB_PC),
316
      .MEM_WB_ALU_out(MEM_WB_ALU_out),
317
       .MEM_WB_Data_in(MEM_WB_Data_in),
318
       .MEM_WB_Imm(MEM_WB_Imm),
319
       .MEM_WB_Wt_addr(MEM_WB_Wt_addr),
320
       .MEM_WB_Length(MEM_WB_Length),
321
       .MEM_WB_MemtoReg(MEM_WB_MemtoReg),
322
       .MEM_WB_RegWrite(MEM_WB_RegWrite)
```

```
323 );
324
325
     wire For_M;
     Forwarding_Ctrl forward_strl(
326
327
      .ID_EX_Rs1_addr(ID_EX_Rs1_addr),
328
      .ID_EX_Rs2_addr(ID_EX_Rs2_addr),
329
      .EX_MEM_Wt_addr(EX_MEM_Wt_addr),
330
      .MEM_WB_Wt_addr(MEM_WB_Wt_addr),
331
      .EX_MEM_RegWrite(EX_MEM_RegWrite),
332
      .MEM_WB_RegWrite(MEM_WB_RegWrite),
333
      .EX_MEM_Rs2_addr(EX_MEM_Rs2_addr),
334
      .For_A(Forward_A),
335
      .For_B(Forward_B),
336
      .For_M(For_M)
337
     );
338
339
     assign Branch = (EX_MEM_Branch_Beq&EX_MEM_zero) |
     (EX_MEM_Branch_Bne&(~EX_MEM_zero))|
     (EX_MEM_Branch_Blt&EX_MEM_ALU_out[0])|
     (EX_MEM_Branch_Bltu&EX_MEM_ALU_out[0]) | (EX_MEM_Branch_Bge&
     (\sim EX\_MEM\_ALU\_out[0])) | (EX\_MEM\_Branch\_Bgeu\&(\sim EX\_MEM\_ALU\_out[0]));
340
     wire [31:0] PC_Branch = Branch?EX_MEM_PC_Jal:EX_MEM_PC+32'd4;
341
     reg [31:0] PC_next;
342
     wire [31:0] reg_mem;
343
     wire [31:0] reg_Data_out;
     reg [31:0] Tem_mem,Tem_Data;
344
345
     reg [3:0]Tem_wea;
346
     assign reg_Data_out = For_M?Wt_data:EX_MEM_Rs2_data;
347
     assign reg_mem = Tem_mem;
348
     assign wea = Tem_wea;
349
     assign Data_out = Tem_Data;
     always @(*)begin
350
351
352
      case(MEM_WB_Length)//memtoreg
353
         3'b000:
354
         case(MEM_WB_ALU_out[1:0])
```

```
2'b00:Tem_mem <= {24'b0,MEM_WB_Data_in[7:0]};</pre>
355
356
           2'b01:Tem_mem <= {24'b0,MEM_WB_Data_in[15:8]};
357
           2'b10:Tem_mem <= {24'b0,MEM_WB_Data_in[23:16]};
           2'b11:Tem_mem <= {24'b0,MEM_WB_Data_in[31:24]};</pre>
358
359
         endcase
360
         3'b001:
361
         case(MEM_WB_ALU_out[1:0])
362
           2'b00:Tem_mem <=
     {{24{MEM_WB_Data_in[7]}}},MEM_WB_Data_in[7:0]};
363
           2'b01:Tem mem <=
     {{24{MEM_WB_Data_in[15]}}, MEM_WB_Data_in[15:8]};
364
           2'b10:Tem_mem <=
     {{24{MEM_WB_Data_in[23]}}, MEM_WB_Data_in[23:16]};
365
           2'b11:Tem_mem <=
     {{24{MEM_WB_Data_in[31]}}, MEM_WB_Data_in[31:24]};
366
         endcase
367
         3'b010:
368
         case(MEM_WB_ALU_out[1:0])
           2'b00:Tem_mem <= {16'b0,MEM_WB_Data_in[15:0]};</pre>
369
370
           2'b01:Tem_mem <= {16'b0,MEM_WB_Data_in[23:8]};
           2'b10:Tem_mem <= {16'b0,MEM_WB_Data_in[31:16]};</pre>
371
372
         endcase
         3'b011:
373
374
         case(MEM_WB_ALU_out[1:0])
375
           2'b00:Tem_mem <=
     {{16{MEM_WB_Data_in[15]}}, MEM_WB_Data_in[15:0]};
376
           2'b01:Tem mem <=
     {{16{MEM_WB_Data_in[23]}}, MEM_WB_Data_in[23:8]};
377
           2'b10:Tem_mem <=
     {{16{MEM_WB_Data_in[31]}}, MEM_WB_Data_in[31:16]};
378
         endcase
379
         3'b100:
380
          Tem_mem <= MEM_WB_Data_in;</pre>
381
       endcase
382
       case(MEM_WB_MemtoReg)
         3'b000: Wt_data <= MEM_WB_ALU_out;</pre>
383
```

```
384
          3'b001: Wt_data <= reg_mem;</pre>
385
          3'b010: wt_data <= MEM_WB_PC+32'd4;</pre>
          3'b011: Wt_data <= MEM_WB_Imm<<12;</pre>
386
387
          3'b100: Wt_data \le MEM_WB_PC+(MEM_WB_Imm << 12);
388
       endcase
389
       case(EX_MEM_Jump)
390
          2'b11: PC_next <= PC_Branch;</pre>
391
         2'b01: PC_next <= EX_MEM_PC_Jal;</pre>
392
          2'b10: PC_next <= {EX_MEM_ALU_out[31:1],1'b0};</pre>
393
       endcase
394
       case(EX_MEM_Length)//RAM
395
          3'b000:begin
396
            case(EX_MEM_ALU_out[1:0])
397
              2'b00: begin
398
                Tem_wea <= 4'b0001;
399
                Tem_Data \leftarrow {24'b0,reg_Data_out[7:0]};
400
              end
              2'b01: begin
401
402
                Tem_wea <= 4'b0010;
403
                Tem_Data <= {16'b0, reg_Data_out[7:0],8'b0};</pre>
404
              end
405
              2'b10: begin
406
                Tem_wea <= 4'b0100;
407
                Tem_Data <= {8'b0, reg_Data_out[7:0],16'b0};</pre>
408
              end
              2'b11: begin
409
410
                Tem_wea <= 4'b1000;
411
                Tem_Data <= {reg_Data_out[7:0],24'b0};</pre>
412
              end
413
            endcase
414
          end
          3'b010:begin
415
416
            case(EX_MEM_ALU_out[1:0])
417
              2'b00: begin
418
                Tem_wea <= 4'b0011;
419
                Tem_Data <= {16'b0, reg_Data_out[15:0]};</pre>
```

```
420
             end
 421
              2'b01: begin
 422
                Tem_wea <= 4'b0110;
 423
                Tem_Data <= {8'b0,reg_Data_out[15:0],8'b0};</pre>
 424
              end
 425
              2'b10: begin
 426
                 Tem_wea <= 4'b1100;
 427
                Tem_Data <= {reg_Data_out[15:0],16'b0};</pre>
 428
               end
            endcase
 429
 430
          end
          3'b100:begin
 431
 432
          Tem_wea <= 4'b1111;</pre>
 433
          Tem_Data <= reg_Data_out;</pre>
 434
          end
 435
        endcase
 436
 437
      end
 438
      always @(posedge clk or posedge rst)begin
 439
 440
       if(rst)PC_out<=32'd0;</pre>
 441
       else if(EX_MEM_Jump==2'b00)begin
          PC_out <= PC_out+32'd4;
 442
 443
       end
 444
        else PC_out<=PC_next;</pre>
 445
      end
 446 endmodule
1. 4. 4. 5
           Reg_IF_ID. v
     module Reg_IF_ID(
  1
  2
         input clk,
         input rst,
  3
         input [31:0] PC,
  4
         input [31:0]inst_field,
  5
  6
         output reg [31:0]IF_ID_PC,
  7
         output reg [31:0]IF_ID_inst_field,
```

```
8
         output reg [2:0]IF_ID_Fun3,
 9
         output reg [4:0]IF_ID_OPcode,
         output reg IF_ID_Fun7
10
11
         );
12
13
    always@(posedge clk or posedge rst)begin
14
         if(rst)begin
              IF_ID_PC <= 32'b0;</pre>
15
              IF_ID_inst_field <= 32'h00000013;</pre>
16
17
              IF_ID_Fun3 <= 3'b0;</pre>
             IF_ID_Fun7 <= 7'b0;</pre>
18
              IF_ID_OPcode <= 5'b0;</pre>
19
         end
20
21
         else begin
22
              IF_ID_PC <= PC;</pre>
              IF_ID_inst_field <= inst_field;</pre>
23
              IF_ID_Fun3 <= inst_field[14:12];</pre>
24
              IF_ID_Fun7 <= inst_field[30];</pre>
25
              IF_ID_OPcode <= inst_field[6:2];</pre>
26
         end
27
28
    end
29
    endmodule
           Reg_ID_EX. v
```

### 1.4.4.6

```
module Reg_ID_EX(
 2
        input clk,
 3
        input rst,
 4
        input [31:0] PC,
 5
        input [4:0]Rs1_addr,
 6
        input [4:0]Rs2_addr,
 7
        input [31:0] Rs1_data,
        input [31:0] Rs2_data,
 8
9
        input [31:0] Imm,
10
        input [4:0]Wt_addr,
        input [2:0] Length,
11
12
        input [2:0]MemtoReg,
```

```
13
        input RegWrite,
14
        input Branch_Beq,
15
        input Branch_Bne,
16
        input Branch_Bge,
17
        input Branch_Blt,
18
        input Branch_Bgeu,
19
        input Branch_Bltu,
20
        input MemRW,
        input [1:0] Jump,
21
22
        input [3:0] wea,
        input [3:0]ALU_Control,
23
24
        input ALUSrc_B,
25
        output reg [4:0]ID_EX_Rs1_addr,
26
        output reg [4:0]ID_EX_Rs2_addr,
27
        output reg [31:0]ID_EX_PC,
28
        output reg [31:0]ID_EX_Rs1_data,
29
        output reg [31:0]ID_EX_Rs2_data,
30
        output reg [31:0]ID_EX_Imm,
31
        output reg [2:0]ID_EX_Length,
32
        output reg [2:0]ID_EX_MemtoReg,
33
        output reg ID_EX_RegWrite,
34
        output reg ID_EX_Branch_Beq,
35
        output reg ID_EX_Branch_Bne,
36
        output reg ID_EX_Branch_Bge,
37
        output reg ID_EX_Branch_Blt,
        output reg ID_EX_Branch_Bgeu,
38
39
        output reg ID_EX_Branch_Bltu,
40
        output reg ID_EX_MemRW,
        output reg [1:0]ID_EX_Jump,
41
42
        output reg [3:0]ID_EX_wea,
43
        output reg [3:0]ID_EX_ALU_Control,
        output reg ID_EX_ALUSrc_B,
44
        output reg [4:0]ID_EX_Wt_addr
45
46
        );
    always@(posedge clk or posedge rst)begin
47
        if(rst)begin
48
```

```
49
              ID_EX_PC \ll 32'b0;
50
              ID_EX_Rs1_data <= 32'b0;</pre>
51
              ID_EX_Rs2_data <= 32'b0;</pre>
              ID_EX_Imm <= 32'b0;
52
53
              ID_EX_Length <= 3'b0;</pre>
54
              ID_EX_MemtoReg <= 3'b0;</pre>
55
              ID_EX_RegWrite <= 1'b0;</pre>
56
              ID_EX_Branch_Beq <= 1'b0;</pre>
57
              ID_EX_Branch_Bne <= 1'b0;</pre>
58
              ID_EX_Branch_Bge <= 1'b0;</pre>
59
              ID_EX_Branch_Blt <= 1'b0;</pre>
60
              ID_EX_Branch_Bgeu <= 1'b0;</pre>
              ID_EX_Branch_Bltu <= 1'b0;</pre>
61
62
              ID_EX_MemRW <= 1'b0;</pre>
63
              ID_EX_Jump <= 2'b0;</pre>
64
              ID_EX_wea <= 4'b0;
65
              ID_EX_ALU_Control <= 4'b0;</pre>
66
              ID_EX_ALUSrc_B <= 1'b0;</pre>
              ID_EX_Wt_addr <= 5'b0;</pre>
67
              ID_EX_Rs1_addr <= 5'b0;</pre>
68
              ID_EX_Rs2_addr <= 5'b0;</pre>
69
70
         end
71
         else begin
72
              ID_EX_PC <= PC;</pre>
73
              ID_EX_Rs1_data <= Rs1_data;</pre>
74
              ID_EX_Rs2_data <= Rs2_data;</pre>
75
              ID_EX_Imm <= Imm;</pre>
76
              ID_EX_Length <= Length;</pre>
77
              ID_EX_MemtoReg <= MemtoReg;</pre>
78
              ID_EX_RegWrite <= RegWrite;</pre>
79
              ID_EX_Branch_Beq <= Branch_Beq;</pre>
              ID_EX_Branch_Bne <= Branch_Bne;</pre>
80
81
              ID_EX_Branch_Bge <= Branch_Bge;</pre>
82
              ID_EX_Branch_Blt <= Branch_Blt;</pre>
              ID_EX_Branch_Bgeu <= Branch_Bgeu;</pre>
83
              ID_EX_Branch_Bltu <= Branch_Bltu;</pre>
84
```

```
85
              ID_EX_MemRW <= MemRW;</pre>
              ID_EX_Jump <= Jump;</pre>
86
87
              ID_EX_wea <= wea;</pre>
              ID_EX_ALU_Control <= ALU_Control;</pre>
88
89
              ID_EX_ALUSTC_B <= ALUSTC_B;</pre>
90
              ID_EX_Wt_addr <= Wt_addr;</pre>
91
              ID_EX_Rs1_addr <= Rs1_addr;</pre>
              ID_EX_Rs2_addr <= Rs2_addr;</pre>
92
93
          end
94
    end
```

## 1. 4. 4. 7 Reg\_EX\_MEM. v

```
1
    module Reg_EX_MEM(
 2
        input clk,
 3
        input rst,
 4
        input [31:0] PC,
        input [31:0] PC_Jal,
 5
 6
        input [31:0] ALU_out,
 7
        input zero,
        input [31:0] Rs2_data,
 8
 9
        input [4:0] Rs2_addr,
10
        input [31:0] Imm,
11
        input [4:0]Wt_addr,
        input [2:0] Length,
12
        input [2:0]MemtoReg,
13
14
        input RegWrite,
15
        input Branch_Beq,
16
        input Branch_Bne,
17
        input Branch_Bge,
        input Branch_Blt,
18
19
        input Branch_Bgeu,
20
        input Branch_Bltu,
21
        input MemRW,
22
        input [1:0] Jump,
23
        input [3:0] wea,
24
        output reg [31:0]EX_MEM_PC,
```

```
25
         output reg [31:0]EX_MEM_PC_Jal,
26
         output reg [31:0]EX_MEM_ALU_out,
27
         output reg EX_MEM_zero,
        output reg [31:0]EX_MEM_Rs2_data,
28
29
         output reg [4:0]EX_MEM_Rs2_addr,
30
         output reg [31:0] EX_MEM_Imm,
31
         output reg [4:0]EX_MEM_Wt_addr,
32
         output reg [2:0] EX_MEM_Length,
33
         output reg [2:0]EX_MEM_MemtoReg,
34
         output reg EX_MEM_RegWrite,
35
        output reg EX_MEM_Branch_Beq,
         output reg EX_MEM_Branch_Bne,
36
37
         output reg EX_MEM_Branch_Bge,
38
         output reg EX_MEM_Branch_Blt,
39
        output reg EX_MEM_Branch_Bgeu,
40
        output reg EX_MEM_Branch_Bltu,
41
        output reg EX_MEM_MemRW,
42
        output reg [1:0]EX_MEM_Jump,
         output reg [3:0]EX_MEM_wea
43
44
        );
    always@(posedge clk or posedge rst)begin
45
46
        if(rst) begin
47
             EX\_MEM\_PC \ll 32'b0;
48
             EX\_MEM\_PC\_Ja1 <= 32'b0;
49
             EX_MEM_ALU_out <= 32'b0;</pre>
50
             EX_MEM_zero <= 1'b0;</pre>
             EX_MEM_Rs2_data <= 32'b0;</pre>
51
52
             EX\_MEM\_Imm <= 32'b0;
             EX_MEM_Wt_addr <= 5'b0;</pre>
53
54
             EX_MEM_Length <= 3'b0;</pre>
55
             EX_MEM_MemtoReg <= 3'b0;</pre>
56
             EX_MEM_RegWrite <= 1'b0;</pre>
57
             EX_MEM_Branch_Beq <= 1'b0;</pre>
58
             EX_MEM_Branch_Bne <= 1'b0;</pre>
59
             EX_MEM_Branch_Bge <= 1'b0;</pre>
60
             EX_MEM_Branch_Blt <= 1'b0;</pre>
```

```
61
              EX_MEM_Branch_Bgeu <= 1'b0;</pre>
62
              EX_MEM_Branch_Bltu <= 1'b0;</pre>
63
              EX_MEM_MemRW <= 1'b0;</pre>
64
              EX_MEM_Jump <= 2'b0;</pre>
65
              EX_MEM_wea <= 4'b0;
              EX_MEM_Rs2_addr <= 5'b0;</pre>
66
67
         end
68
         else begin
69
              EX_MEM_PC <= PC;</pre>
70
              EX_MEM_PC_Jal <= PC_Jal;</pre>
71
              EX_MEM_ALU_out <= ALU_out;</pre>
72
              EX_MEM_zero <= zero;</pre>
73
              EX_MEM_Rs2_data <= Rs2_data;</pre>
74
              EX_MEM_Imm <= Imm;</pre>
75
              EX_MEM_Wt_addr <= Wt_addr;</pre>
76
              EX_MEM_Length <= Length;</pre>
77
              EX_MEM_MemtoReg <= MemtoReg;</pre>
78
              EX_MEM_RegWrite <= RegWrite;</pre>
79
              EX_MEM_Branch_Beq <= Branch_Beq;</pre>
80
              EX_MEM_Branch_Bne <= Branch_Bne;</pre>
81
              EX_MEM_Branch_Bge <= Branch_Bge;</pre>
82
              EX_MEM_Branch_Blt <= Branch_Blt;</pre>
83
              EX_MEM_Branch_Bgeu <= Branch_Bgeu;</pre>
84
              EX_MEM_Branch_Bltu <= Branch_Bltu;</pre>
85
              EX_MEM_MemRW <= MemRW;</pre>
86
              EX_MEM_Jump <= Jump;</pre>
87
              EX_MEM_wea <= wea;</pre>
88
              EX_MEM_Rs2_addr <= Rs2_addr;</pre>
89
         end
90
    end
91
    endmodule
```

## 1.4.4.8 Reg\_MEM\_WB. v

```
1
    module Reg_MEM_WB(
 2
        input clk,
 3
        input rst,
        input [31:0] PC,
 4
 5
        input [31:0] ALU_out,
 6
        input [31:0] Data_in,
 7
        input [31:0] Imm,
 8
        input [4:0]Wt_addr,
 9
        input [2:0] Length,
10
        input [2:0]MemtoReg,
        input RegWrite,
11
12
13
        output reg [31:0]MEM_WB_PC,
14
        output reg [31:0]MEM_WB_ALU_out,
15
        output reg [31:0]MEM_WB_Data_in,
16
        output reg [31:0]MEM_WB_Imm,
17
        output reg [4:0]MEM_WB_Wt_addr,
18
        output reg [2:0]MEM_WB_Length,
19
        output reg [2:0]MEM_WB_MemtoReg,
20
        output reg MEM_WB_RegWrite
21
22
        );
23
24
    always@(posedge clk or posedge rst)begin
25
        if(rst) begin
26
             MEM_WB_PC \ll 32'b0;
27
             MEM_WB_ALU_out <= 32'b0;</pre>
28
             MEM_WB_Data_in <= 32'b0;</pre>
29
             MEM_WB_Imm <= 32'b0;
30
             MEM_WB_Wt_addr <= 5'b0;</pre>
             MEM_WB_Length <= 3'b0;</pre>
31
32
             MEM_WB_MemtoReg <= 3'b0;</pre>
33
             MEM_WB_RegWrite <= 1'b0;</pre>
34
        end
```

```
35
         else begin
 36
              MEM_WB_PC <= PC;</pre>
 37
              MEM_WB_ALU_out <= ALU_out;</pre>
              MEM_WB_Data_in <= Data_in;</pre>
 38
 39
              MEM_WB_Imm <= Imm;</pre>
 40
              MEM_WB_Wt_addr <= Wt_addr;</pre>
 41
              MEM_WB_Length <= Length;</pre>
 42
              MEM_WB_MemtoReg <= MemtoReg;</pre>
 43
              MEM_WB_RegWrite <= RegWrite;</pre>
 44
          end
 45
     end
 46
     endmodule
1. 4. 4. 9
           Forwarding_Ctrl.v
  1
     module Forwarding_Ctrl(
  2
          input [4:0]ID_EX_Rs1_addr,
  3
         input [4:0]ID_EX_Rs2_addr,
  4
         input [4:0]EX_MEM_Wt_addr,
  5
         input [4:0]MEM_WB_Wt_addr,
  6
          input [4:0]EX_MEM_Rs2_addr,
  7
         input EX_MEM_RegWrite,
         input MEM_WB_RegWrite,
  8
  9
         output reg [1:0]For_A,
 10
         output reg [1:0]For_B,
 11
         output reg For_M
 12
         );
 13
         // assign For_M = (MEM_WB_RegWrite &&
     MEM_WB_Wt_addr==EX_MEM_Rs2_addr)?1'b1:1'b0;
 14
          always@(*)begin
 15
              if(EX_MEM_Regwrite && ID_EX_Rs1_addr == EX_MEM_wt_addr &&
     EX_MEM_Wt_addr != 5'b0)begin
 16
                  For_A \leq 2'b01;
 17
              end
              else if(MEM_WB_RegWrite && ID_EX_Rs1_addr == MEM_WB_Wt_addr
18
```

&& MEM\_WB\_Wt\_addr != 5'b0)begin

For\_A <= 2'b10;

19

```
20
             end
21
             else begin
22
                 For_A <= 2'b00;
23
             end
24
             if(EX_MEM_RegWrite &&ID_EX_Rs2_addr == EX_MEM_Wt_addr &&
     EX_MEM_Wt_addr != 5'b0)begin
25
                 For_B <= 2'b01;
26
             end
27
             else if(MEM_WB_RegWrite && ID_EX_Rs2_addr == MEM_WB_Wt_addr
     && MEM_WB_Wt_addr != 5'b0)begin
                 For_B <= 2'b10;
28
29
             end
30
             else begin
31
                 For_B <= 2'b00;
32
             end
33
             if(MEM_WB_RegWrite && MEM_WB_Wt_addr==EX_MEM_Rs2_addr)
     begin
34
                 For_M <= 1'b1;
35
             end
36
             else begin
37
                 For_M <= 1'b0;
38
             end
39
         end
     endmodule
1. 4. 4. 10
           Tem_RegWrite.v
 1
     module Tem_RegWrite(
  2
         input [2:0]MemtoReg,
  3
         input [2:0]Length,
  4
         input [31:0]Data_in,
  5
         input [31:0]ALU_out,
         input [31:0] Imm,
  6
  7
         input [31:0]PC_out,
  8
         output reg [31:0]Tem_RegWrite
 9
         );
10
```

```
11 | wire [31:0] reg_mem;
12
   reg [31:0]tem_mem;
13
    assign reg_mem = tem_mem;
    always@(*)begin
14
15
        case(Length)
            3'b000:
16
17
            case(ALU_out[1:0])
18
                2'b00: tem_mem = {24'b0, Data_in[7:0]};
                2'b01: tem_mem = {24'b0, Data_in[15:8]};
19
20
                2'b10: tem_mem = {24'b0, Data_in[23:16]};
21
                2'b11: tem_mem = {24'b0, Data_in[31:24]};
22
            endcase
            3'b001:
23
24
            case(ALU_out[1:0])
25
                2'b00: tem_mem = {{24{Data_in[7]}}}, Data_in[7:0]};
                2'b01: tem_mem = {{24{Data_in[15]}}}, Data_in[15:8]};
26
                2'b10: tem_mem = {{24{Data_in[23]}}}, Data_in[23:16]};
27
                2'b11: tem_mem = {{24{Data_in[31]}}, Data_in[31:24]};
28
29
            endcase
            3'b010:
30
31
            case(ALU_out[1:0])
32
                2'b00: tem_mem = {16'b0, Data_in[15:0]};
33
                2'b01: tem_mem = {16'b0, Data_in[23:8]};
                2'b10: tem_mem = {16'b0, Data_in[31:16]};
34
            endcase
35
            3'b011:
36
37
            case(ALU_out[1:0])
38
                2'b00: tem_mem = {{16{Data_in[15]}}, Data_in[15:0]};
                2'b01: tem_mem = {{16{Data_in[23]}}, Data_in[23:8]};
39
40
                2'b10: tem_mem = {{16{Data_in[31]}}}, Data_in[31:16]};
            endcase
41
            3'b100:
42
43
                tem_mem = Data_in;
44
        endcase
45
        case(MemtoReg)
            3'b000: Tem_RegWrite = ALU_out;
46
```

```
47
             3'b001: Tem_RegWrite = reg_mem;
48
             3'b010: Tem_RegWrite = PC_out+32'd4;
49
             3'b011: Tem_RegWrite = Imm<<12;</pre>
             3'b100: Tem_RegWrite = PC_out+(Imm<<12);</pre>
50
 51
         endcase
52
    end
53
    endmodule
1. 4. 4. 11
           ImmGen. v
    module ImmGen(
  1
  2
      input wire [2:0] ImmSel,
  3
      input wire [31:0] inst_field,
  4
      output reg [31:0] Imm_out
  5
    );
    //OI-type, 1S-type, 2B-type, 3U-type, 4J-type
 7
    always @(*) begin
  8
    case (ImmSel)
 9
         3'd0: Imm_out = {{20{inst_field[31]}},inst_field[31:20]};
10
         3'd1: Imm_out =
     {{20{inst_field[31]}},inst_field[31:25],inst_field[11:7]};
         3'd2: Imm_out =
11
     {{19{inst_field[31]}},inst_field[31],inst_field[7],inst_field[30:25
     ],inst_field[11:8],1'b0};
12
         3'd3: Imm_out = {{12{inst_field[31]}},inst_field[31:12]};
13
         3'd4: Imm_out =
     {{11{inst_field[31]}},inst_field[31],inst_field[19:12],inst_field[2
     0],inst_field[30:21],1'b0};
14
         3'd5: Imm_out = {27'b0,inst_field[19:15]};
15
    endcase
    end
16
```

17

endmodule

#### 1, 4, 4, 12 ALU. v

2

3

input clk,

input rst,

```
module ALU (
  2
       input [31:0] A,
  3
       input [31:0] B,
       input [3:0] ALU_operation,
  4
  5
       output[31:0] res,
  6
       output zero
  7
    );
     reg [31:0] tem;
 8
 9
     reg flag;
     always@(*)begin
10
     case(ALU_operation)
11
         4'd0: tem = $signed(A) + $signed(B);
12
         4'd1: tem = $signed(A) - $signed(B);
13
         4'd2: tem = A << B[4:0];
14
         4'd3: tem = $signed(A)<$signed(B)?32'd1:32'd0 ;</pre>
15
16
         4'd4: tem = $unsigned(A)<$unsigned(B)?32'd1:32'd0;
17
         4'd5: tem = A \land B;
18
         4'd6: tem = A >> B[4:0];
         4'd7: tem = $signed(A)>>>B[4:0];
19
20
         4'd8: tem = A \mid B;
         4'd9: tem = A \& B;
21
22
         default: tem = 32'dz;
23
     endcase
24
     flag <= tem?1'b0:1'b1;
25
     end
26
     assign zero = flag;
27
28
     assign res = tem;
29
     endmodule
1. 4. 4. 13
           Regs. v
    module Regs(
 1
```

```
4
        input [4:0] Rs1_addr,
 5
        input [4:0] Rs2_addr,
 6
        input [4:0] Wt_addr,
 7
        input [31:0]Wt_data,
 8
        input RegWrite,
9
        output wire [31:0] Rs1_data,
10
        output wire[31:0] Rs2_data,
11
        output wire[31:0] Reg00,
12
        output wire[31:0] Reg01,
13
        output wire[31:0] Reg02,
        output wire[31:0] Reg03,
14
15
        output wire[31:0] Reg04,
        output wire[31:0] Reg05,
16
17
        output wire[31:0] Reg06,
18
        output wire[31:0] Reg07,
19
        output wire[31:0] Reg08,
20
        output wire[31:0] Reg09,
21
        output wire[31:0] Reg10,
22
        output wire[31:0] Reg11,
23
        output wire[31:0] Reg12,
24
        output wire[31:0] Reg13,
25
        output wire[31:0] Reg14,
        output wire[31:0] Reg15,
26
27
        output wire[31:0] Reg16,
28
        output wire[31:0] Reg17,
29
        output wire[31:0] Reg18,
30
        output wire[31:0] Reg19,
        output wire[31:0] Reg20,
31
32
        output wire[31:0] Reg21,
33
        output wire[31:0] Reg22,
34
        output wire[31:0] Reg23,
35
        output wire[31:0] Reg24,
        output wire[31:0] Reg25,
36
37
        output wire[31:0] Reg26,
38
        output wire[31:0] Reg27,
39
        output wire[31:0] Reg28,
```

```
40
        output wire[31:0] Reg29,
41
        output wire[31:0] Reg30,
42
        output wire[31:0] Reg31
43
   );
44
    reg [31:0]tem[1:31];
45
    assign Rs1_data = Rs1_addr? tem[Rs1_addr]:32'd0;
46
    assign Rs2_data = Rs2_addr? tem[Rs2_addr]:32'd0;
47
48
    assign Reg00 = 32'd0;
    assign Reg01 = tem[1];
49
    assign Reg02 = tem[2];
50
51
    assign Reg03 = tem[3];
52
    assign Reg04 = tem[4];
53
    assign Reg05 = tem[5];
54
    assign Reg06 = tem[6];
55
    assign Reg07 = tem[7];
    assign Reg08 = tem[8];
56
    assign Reg09 = tem[9];
57
58
    assign Reg10 = tem[10];
    assign Reg11 = tem[11];
59
    assign Reg12 = tem[12];
60
61
    assign Reg13 = tem[13];
62
    assign Reg14 = tem[14];
63
    assign Reg15 = tem[15];
64
    assign Reg16 = tem[16];
65
    assign Reg17 = tem[17];
    assign Reg18 = tem[18];
66
67
    assign Reg19 = tem[19];
68
    assign Reg20 = tem[20];
69
    assign Reg21 = tem[21];
    assign Reg22 = tem[22];
70
71
    assign Reg23 = tem[23];
72
    assign Reg24 = tem[24];
73
    assign Reg25 = tem[25];
    assign Reg26 = tem[26];
74
75
   assign Reg27 = tem[27];
```

```
76
   assign Reg28 = tem[28];
77
   assign Reg29 = tem[29];
   assign Reg30 = tem[30];
78
   assign Reg31 = tem[31];
79
   always @(posedge ~clk) begin
   if(RegWrite&&!rst&&Wt_addr)begin
81
82
       tem[wt_addr] <= wt_data;</pre>
83
     end
84 end
85 endmodule
```

# 2 SCPU仿真结果与上板实验结果

# 2.1 仿真结果

我在Lab4-3的测试代码后新加了一段,有三个典型数据冒险示例测试,通过后会到达0x666的数值表示完整测试通过。


上文提到的数据冒险、结构冒险例子均为4-3原测试代码部分,上文测试仿真通过已经说明上文例子得到验证,在此处不再重复仿真说明。

现结合三个数据冲突举例和新加入仿真代码说明:

## 2.1.1 数据来自MEM阶段, 取到寄存器值未更新

```
##x18 = 0x20
li x31,8
auipc x30, 0 #data-hazard-rs1&rs2
ddi x20,x0, 0x4 #x20=0x4
addi x21,x0, 0x10 #x21=0x10
add x22,x20,x20 #x22=0x8
add x23,x22,x22 #x23=0x10,rs1&rs2 x22 is rd before
bne x21,x23,dummy
```


x31赋值0x8表示进入第一个测试阶段,这里的第6行刚刚算出x22的寄存器值,暂未写入寄存器,也就是说第7行add的两个算子都是旧值,这里选择前递更新掉这里的旧值来达到正确计算。



# 2.1.2 load\_use问题

```
##x18 = 0x20
auipc x30, 0 #data-hazard-load_use
sw x20,0(x18) #mem[20] = 0x4
lw x24,0(x18) #x24 = 0x4
add x25,x24,x24 #x25 = 0x8
bne x25,x22,dummy
```


这里的第4行刚刚load出内存值存到x24中,x24的值暂无更新。第5行处紧接着使用x24的值,这里选择前递更新掉这里的旧值来达到正确计算。



## 2.1.3 数据来自WB阶段, RAM写入值未更新

```
##x18 = 0x20
    li x31.9
    auipc x30, 0 #data-hazard-regwrite-store
    add x26, x21, x21 \# x26 = 0x20
    add x26, x20, x20 \# x26 = 0x8
 5
    sw x26, 0(x18) #mem[20] = 0x8
 6
 7
         x27,0(x18) \#x27 = mem[20] = 0x8
    ٦w
 8
    bne x27,x22,dummy
    lί
          x31, 0x666
9
10
          dummy
    j
```

x31赋值0x9表示进入最后一个测试阶段。这里的第5行刚刚算出的结果还没存入寄存器x26,第6行即将从x26读将写入内存,如果没有进行处理写入内存的是0x20而不是0x8。在之后的bne处验证了确实不是0x20,0x8是正确答案。通过bne x31变为0x666表示测试通过。



### 2.2 实验上板

上板代码在Lab4-3的测试代码后新加了一段,有三个典型数据冒险例子测试,通过后 x31会先以0x8->0x9->0x666的数值表示完整测试通过。

这里上板标出x31变化的三个阶段,详细分析在上文的仿真测试中提到了。

测试阶段1: t6 = 0x7 -> t6 = 0x8

```
RV32I Single Cycle CPU
pc: 00000288
                inst: D81FF06F csr ctrl: 0
                                                 csr_r_data: 00000000
mstatus: 00000000
                        mcause: 00000000
                                                 mepc: 00000000 mtval: 00000000
x0: 0000000000000ra: FFFFFFFF 000sp: 00000000 000gp: 40000000
                                                                 tp: 40000000
t0: F8000000
                t1: C0000000
                                t2: 80000000
                                                 s0: 00000001
                                                                 s1: 00000001
a0: 00000000
                a1: C0000000
                                                                 a4: 00000000
                                a2: 00000001
                                                 a3: 00000000
a5: 00000000
                a6: 00000000
                                a7: 00000000
                                                 s2: 00000020
                                                                 s3: 00000000
s4: 00000000
                s5: 00000010
                                s6: 00000008
                                                 s7: 00000010
                                                                 s8: 00000004
s9: 00000008
                s10:00000008
                                s11:000000D0
                                                 t3: 000000D0
                                                                 t4: 00D0CBA0
t5: 00000278
                t6: 00000007
```

```
RV32I Single Cycle CPU
                                                  csr_r_data: 00000000
mepc: 00000000 mtval: 00000000
pc: 000002CC
                inst: 016B0BB3 csr_ctrl: 0
mstatus: 00000000
                        mcause: 00000000
x0: 000000000000ra: FFFFFFF 000sp: 00000000 000gp: 40000000
                                                                   tp: 40000000
                                 t2: 80000000
                                                  s0: 00000001
                                                                   s1: 00000001
                t1: C0000000
t0: F8000000
a0: 000000000
                 a1: C0000000
                                 a2: 00000001
                                                  a3: 00000000
                                                                   a4: 00000000
a5: 00000000
                                 a7: 00000000
                                                                   s3: 00000000
                a6: 00000000
                                                  s2: 00000020
                                 s6: 00000008
s4: 000002A4
                s5: 000002A4
                                                  s7: 00000010
                                                                   s8: 00000004
s9: 00000008
                 s10:00000008
                                  s11:000000D0
                                                  t3: 000000D0
                                                                   t4: 00D0CBA0
                 t6: 00000008
t5: 000002BC
```

测试阶段2: [t6 = 0x9]

```
RV32I Single Cycle CPU
                                                  csr_r_data: 00000000
mepc: 00000000 mtval: 00000000
pc: 000002F8
                 inst: 01A92023 csr ctrl: 0
                        mcause: 00000000
mstatus: 00000000
x0: 000000000000ra: FFFFFFF 000sp: 00000000 000gp: 40000000
                                                                    tp: 40000000
                t1: C0000000
                                 t2: 80000000
                                                  s0: 00000001
                                                                   s1: 00000001
t0: F8000000
a0: 00000000
                 a1: C0000000
                                  a2: 00000001
                                                   a3: 00000000
                                                                   a4: 00000000
a5: 00000000
                 a6: 00000000
                                  a7: 00000000
                                                   s2: 00000020
                                                                    s3: 00000000
s4: 00000004
                 s5: 00000010
                                  s6: 00000008
                                                   s7: 00000010
                                                                    s8: 00000004
s9: 00000008
                 s10:00000008
                                  s11:000000D0
                                                   t3: 000000D0
                                                                    t4: 00D0CBA0
                 t6: 00000009
t5: 000002D4
```

测试终局0x666: t6 = 0x666

```
RV32I Single Cycle CPU
pc: 00000008
                inst: 00000013 csr ctrl: 0
                                                 csr_r_data: 00000000
mstatus: 00000000
                       mcause: 00000000
                                                 mepc: 00000000 mtval: 00000000
x0: 00000000000ra: FFFFFFF 000sp: 00000000 000gp: 40000000
                                                                 tp: 40000000
t0: F8000000
                t1: C0000000
                                t2: 80000000
                                                 s0: 00000001
                                                                 s1: 00000001
                                                 a3: 00000000
a0: 00000000
                a1: C0000000
                                a2: 00000001
                                                                 a4: 00000000
a5: 00000000
                a6: 00000000
                                a7: 00000000
                                                 s2: 00000020
                                                                 s3: 00000000
                                s6: 00000008
                                                 s7: 00000010
s4: 00000004
                s5: 00000010
                                                                 s8: 00000004
s9: 00000008
                s10:00000008
                                s11:00000008
                                                 t3: 000000D0
                                                                 t4: 00D0CBA0
                t6: 00000666
t5: 000002EC
```

# 3 讨论、心得

本次流水线工程难度不大,重点是读懂数据通路,依照自己的数据通路执行即可,且控制信号大部分与单周期一致,比较容易上手,没有想象中复杂。重点是数据冒险和结构冒险的处理,通过数据通路和时钟边沿信号事件分析,运用数据前递和插入stall等方法解决即可。

在本次实验刚开始忘记写IF\_ID流水线寄存器,导致最后的CPU为四级流水线,后来改正之后化为五级流水线,虽然CPI小有提升,但是结构层次更为明晰。

一个verilog文件中只能有对同一信号的一次边沿触发:在寄存器模块中上升沿置零下降沿写入不可行,导致寄存器值没变化。这也是之前Lab4实验中上板失败的原因(发现了就不算晚)。

感谢所有在实验中帮助我的同学、助教大Q&瓜豪,在流水线学习中感谢刘海风老师的悉心教导,计组的实验就做到这里,是一次很愉快的思想碰撞。

今天是5月20日情人节,祝天下有情人终成眷属,有爱者依然有爱,无爱者自由!

纵有千重浪,心有不灭光!

# 4 思考题

# 4.1 Thinking-1

基于你完成的流水线,对于以下两段代码分别分析:不同指令之间是否存在冲突 (如果有,请逐条列出)、在你的流水线上运行的 CPI 为何。

#### 4. 1. 1 TP-0

```
1 addi x1, x0, 0
2 addi x2, x0, -1
  addi x3, x0, 1
   addi x4, x0, -1
4
   addi x5, x0, 1
 5
   addi x6, x0, -1
6
   addi x1, x1, 0
7
8
   addi x2, x2, 1
9
   addi x3, x3, -1
  addi x4, x4, 1
10
11 addi x5, x5, -1
12 addi x6, x6, 1
```

不存在冲突

$$CPI = \frac{12+4}{12} = 1.33$$

#### 4. 1. 2 TP-1

```
1
   addi x1, x0, 1
   addi x2, x1, 2
2
   addi x3, x1, 3
3
   addi x4, x3, 4
4
1 #冲突1:
 addi x1, x0, 1
2
       x2, x1, 2
3
 addi
  #x1作为第一步的写入寄存器在MEM阶段还未及时更新,下一步的ALU计算已经要用
4
1 #冲突2:
2 addi x1, x0, 1
 addi x2, x1, 2
3
4 addi x3, x1, 3
 #x1作为第一步的写入寄存器在WB阶段还未及时更新,第三步的ALU计算已经要用
1 #冲突3:
2 addi x3, x1, 3
3 addi x4, x3, 4
4 #x3作为第一步的写入寄存器在MEM阶段还未及时更新,下一步的ALU计算已经要用
  CPI = \frac{4+4}{4} = 2
```

# 4.2 Thinking-2

请根据你的实现,在 testbench 上仿真以下代码,给出仿真结果,并写出完成所有指令用了多少拍,必须给出的信号有 clk,IF-PC,ID-PC 以及所有用到的寄存器值。请务必注意调整数制为十六进制,缩放能够看到所有信号值!!!

如果你实现的流水线支持 Forwarding:

```
1 #TP-3
           x1, x0, 1 #x1 = 0x1
2
   addi
3
   addi
           x2, x1, 2 #x2 = 0x3
   addi
           x3, x2, 3 #x3 = 0x6
4
5
   SW
           x3, 0(x0) #memory[0] = 0x6
           x4, 0(x0) #x4 = 0x6
6
   ٦w
7
   addi
           x5, x4, 4 #x5 = 0xa
           x6, x4, 5 \#x1 = 0xb
8
   addi
```

使用周期数:7+4=11

